[Bug 106148] [CI][GLK] Ubuntu 18.04 (pre-release) fails piglit variable-indexing tests

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=106148

            Bug ID: 106148
           Summary: [CI][GLK] Ubuntu 18.04 (pre-release) fails piglit
                    variable-indexing tests
           Product: Mesa
           Version: 18.0
          Hardware: x86-64 (AMD64)
                OS: Linux (All)
            Status: NEW
          Severity: normal
          Priority: medium
         Component: Drivers/DRI/i965
          Assignee: intel-3d-bugs at lists.freedesktop.org
          Reporter: tomi.p.sarvela at intel.com
        QA Contact: intel-3d-bugs at lists.freedesktop.org

Hi,

We're adding piglit regression testing to Intel-GFX-CI. When running our
testsets to get a good green baseline, an issue was found with Gemini Lake NUC:
it fails a bunch of tests that didn't fail on SKL (6600) or HSW (4770r) on
DRM-Tip kernels.

Hardware is Intel NUC7CJYH (J4005) 2 cores and 2x4GB memory

Distro is freshly installed Ubuntu 18.04 with todays updates, and kernel / mesa
version reflects that:
wflinfo -p gbm -a gl: Mesa 18.0.0-rc5
uname -a: Linux 4.15.0-12-generic or (for example) 4.17.0-rc1-CI-CI_DRM_4069

Example of the piglit invocation:
$ ./piglit run tests/gpu ~/results -p gbm -t
spec at arb_tessellation_shader@execution at variable-indexing@

Specific information can be gleaned from

https://intel-gfx-ci.01.org/tree/drm-tip/piglit-issues.html

CI_DRM_4069 is the last kernel without all the blacklisting on.

Tests below fail on all hosts with default Ubuntu kernel, and
they fail on GLK when using DRM-Tip kernel (this needs confirmation):

spec at arb_tessellation_shader@execution at 1in-1out
spec at arb_tessellation_shader@execution at dmat-vs-gs-tcs-tes
spec at arb_tessellation_shader@execution at variable-indexing@tcs-input-array-float-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tcs-input-array-vec2-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tcs-input-array-vec3-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tcs-input-array-vec4-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-float-index-rd-after-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-float-index-wr
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-float-index-wr-before-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec2-index-rd-after-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec2-index-wr
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec2-index-wr-before-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec3-index-rd-after-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec3-index-wr
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec3-index-wr-before-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec4-index-rd-after-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec4-index-wr
spec at arb_tessellation_shader@execution at variable-indexing@tcs-output-array-vec4-index-wr-before-barrier
spec at arb_tessellation_shader@execution at variable-indexing@tes-both-input-array-float-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-both-input-array-vec2-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-both-input-array-vec3-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-both-input-array-vec4-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-input-array-float-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-input-array-vec2-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-input-array-vec3-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@tes-input-array-vec4-index-rd
spec at arb_tessellation_shader@execution at variable-indexing@vs-output-array-float-index-wr-before-tcs
spec at arb_tessellation_shader@execution at variable-indexing@vs-output-array-vec2-index-wr-before-tcs
spec at arb_tessellation_shader@execution at variable-indexing@vs-output-array-vec3-index-wr-before-tcs
spec at arb_tessellation_shader@execution at variable-indexing@vs-output-array-vec4-index-wr-before-tcs
spec at glsl-1.50@execution at geometry@end-primitive
spec at glsl-1.50@execution at geometry@max-input-components
spec at glsl-1.50@execution at variable-indexing@gs-input-array-vec3-index-rd
spec at glsl-1.50@execution at variable-indexing@gs-input-array-vec4-index-rd
spec at glsl-1.50@execution at variable-indexing@vs-output-array-vec3-index-wr-before-gs
spec at glsl-1.50@gs-max-output-components

Note that Ubuntu 18.04 and the mesa version is still moving around, and kernel
is just-released -RC1, so this could be just a fluke on our systems. I'll open
the bug anyway for investigation because reproduction should be easy.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20180420/a7679572/attachment-0001.html>