[Bug 100899] [SKL] Enable UMD to control GPGPU EUs slice number in static/dynamic way

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=100899

--- Comment #6 from Dmitry Rogozhkin <dmitry.v.rogozhkin at intel.com> ---
With inline GEN8_R_PWR_CLK_STATE programming we are getting reset of per-slice
registers including MOCS, this can lead to functional and performance
regressions. From the other hand with the i915 KMD level programming we can
reprogram the state we lost. Thus, we probably will follow with the KMD level
slice programming. Here are the related patches:

* https://patchwork.freedesktop.org/series/29715/ - patch series to enable
slice programming for Gen8+ (most recent respin)
* https://patchwork.freedesktop.org/series/29564/ - patch series to fix
conflict with OA NOA programming

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20170901/c505024d/attachment.html>