[Bug 109472] [CI][DRMTIP] igt at gem_ctx_isolation@rcs0-none - fail - Test assertion failure function compare_regs- Failed assertion: num_errors == 0

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=109472

Martin Peres <martin.peres at free.fr> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|RESOLVED                    |REOPENED
         Resolution|FIXED                       |---

--- Comment #5 from Martin Peres <martin.peres at free.fr> ---
(In reply to Chris Wilson from comment #1)
> commit 478452fece3997dfacaa4d6babe6b8bf6fef784f
> Author: Chris Wilson <chris at chris-wilson.co.uk>
> Date:   Mon Jan 7 12:35:27 2019 +0000
> 
>     i915/gem_ctx_isolation: Ignore the low bits of BB_OFFSET
>     
>     On Skylake, BB_OFFSET seems to be unstable. Since this is an
>     offset into the batch at the time of CS execution, it should be actively
>     written to as we read from the register so allow it a qword of
>     discrepancy (since the CS should be reading in qwords). This still
>     allows us to detect dirt across the rest of the register field, should
>     that be required.
>     
>     v2: restrict ignore_bits to only BIT(2) that we see fluctuate in testing
>     (Antonio)
>     
>     Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
>     Reviewed-by: Antonio Argenziano <antonio.argenziano at intel.com>

Seems like it is still not sufficient:

 -
https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_215/fi-cfl-guc/igt@gem_ctx_isolation@rcs0-none.html
 -
https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_236/fi-kbl-7560u/igt@gem_ctx_isolation@rcs0-none.html

-- 
You are receiving this mail because:
You are the assignee for the bug.
You are the QA Contact for the bug.
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20190306/01173a2c/attachment-0001.html>