[Intel-gfx] [PATCH 1/2] drm: Fix EDID detailed timing misc flags decoding

[Keith Packard]

On Thu, 2009-06-25 at 16:50 -0700, Jesse Barnes wrote:

> Is this mixing up the pixel block definition of sync vs the basic
> block definition (which has all the composite, green etc bits)?

The VESA spec seems to allow detailed modes to send sync signals in
different ways -- embedded with the analog signal, on one separate wire
or on two separate wires.

> Looks ok, but according to wikipedia hsync+ is 1<<1 and vsync+ is 1<<2
> instead.  Other than that the #defines look ok (and I wouldn't trust
> wikipedia; iirc it had a few errors when I looked at it last).

Wikipedia is correct and my code was wrong. good catch!

-- 
keith.packard at intel.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 189 bytes
Desc: This is a digitally signed message part
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20090625/df4fa8b2/attachment.sig>