[Intel-gfx] [PATCH] drm/i915: Use 128k alignment for untiled display surface on i965

Eric Anholt eric at anholt.net
Mon Jul 5 18:22:30 CEST 2010

On Mon,  5 Jul 2010 10:25:57 +0100, Chris Wilson <chris at chris-wilson.co.uk> wrote:
> The original i965 requires an alignment of 128K for the display surface
> with linear memory, so increase the requirement from 64k for these
> chipsets. For the later chipsets in the i965 family, only a 4k alignment
> is required. (So long as we do not start performing asynchronous flips.)
> Note the impact of this should be slight as on i965 we should be using a
> tiled frontbuffer for anything up to a 4096x4096 display.

How about G35?  Does it apply to that, too?
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 197 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20100705/d261e79f/attachment.sig>

More information about the Intel-gfx mailing list