[Intel-gfx] [PATCH 15/29] drm/i915: do not enable PCH PLL on pre-haswell

[Eugeni Dodonov]

On Fri, Apr 13, 2012 at 17:55, Chris Wilson <chris at chris-wilson.co.uk>wrote:

> The PLL split needs to be reconsidered in light of Jesse's decoupling
> PLLs from the pipes.
>
> I think we want to start annotating those so that we can keep track of
> CPU vs PCH DP/FDI links and plls.
>

Yes, I'll wait for the PLL patches to land and will refactor this
accordingly. I just didn't wanted to have it blocking my entire series here.

With HSW, on PCH, we only have 1 PLL (iCLKIP), the other ones are on the
CPU.

-- 
Eugeni Dodonov
<http://eugeni.dodonov.net/>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20120413/1c895f7d/attachment.html>