[Intel-gfx] [RFC] ValleyView support

Jesse Barnes jbarnes at virtuousgeek.org
Wed Mar 21 20:48:21 CET 2012

In this set, you can see why I was asking about register offsets and
splitting the display code.  Included are a few cleanups to help me keep
my sanity, but as I mentioned in my other mail I think we should go

Many of these are ok to apply as-is, so let me know what order you'd
like them in and I can re-post and work on the remainder.


More information about the Intel-gfx mailing list