[Intel-gfx] [PATCH 17/37] drm/i915: add SSC offsets for SBI access
Rodrigo Vivi
rodrigo.vivi at gmail.com
Mon Mar 26 19:40:35 CEST 2012
* indentation
Reviewed-by: Rodrigo Vivi <rodrigo.vivi at gmail.com>
On Wed, Mar 21, 2012 at 10:09 PM, Eugeni Dodonov
<eugeni.dodonov at intel.com> wrote:
> Different registers are identified by their target id and offset. To
> simplify their programming, they are called as <RegisterName><TargetId>.
> For example, SSCCTL register accessed through SBI at target id 6 and
> offset 0c is called SBI_SSCCTL6.
>
> Signed-off-by: Eugeni Dodonov <eugeni.dodonov at intel.com>
> ---
> drivers/gpu/drm/i915/i915_reg.h | 15 +++++++++++++++
> 1 file changed, 15 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index eebe9d3..193fb11 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -3958,6 +3958,21 @@
> #define SBI_RESPONSE (0x1<<1)
> #define SBI_READY (0x1<<0)
>
> +/* SBI offsets */
> +#define SBI_SSCDIVINTPHASE6 0x0600
> +#define SBI_SSCDIVINTPHASE_DIVSEL_MASK ((0x7f)<<1)
> +#define SBI_SSCDIVINTPHASE_DIVSEL(x) ((x)<<1)
> +#define SBI_SSCDIVINTPHASE_INCVAL_MASK ((0x7f)<<8)
> +#define SBI_SSCDIVINTPHASE_INCVAL(x) ((x)<<8)
> +#define SBI_SSCDIVINTPHASE_DIR(x) ((x)<<15)
> +#define SBI_SSCDIVINTPHASE_PROPAGATE (1<<0)
> +#define SBI_SSCCTL 0x020c
> +#define SBI_SSCCTL6 0x060C
> +#define SBI_SSCCTL_DISABLE (1<<0)
> +#define SBI_SSCAUXDIV6 0x0610
> +#define SBI_SSCAUXDIV_FINALDIV2SEL(x) ((x)<<4)
> +#define SBI_DBUFF0 0x2a00
> +
> /* LPT PIXCLK_GATE */
> #define PIXCLK_GATE 0xC6020
> #define PIXCLK_GATE_UNGATE 1<<0
> --
> 1.7.9.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Rodrigo Vivi
Blog: http://blog.vivi.eng.br
GPG: 0x905BE242 @ wwwkeys.pgp.net
More information about the Intel-gfx
mailing list