[Intel-gfx] [PATCH 11/22] drm/i915: Enable DP panel power sequencing for ValleyView

[Jesse Barnes]

On Wed, 28 Mar 2012 23:59:33 +0200
Daniel Vetter <daniel at ffwll.ch> wrote:

> On Wed, Mar 28, 2012 at 01:39:31PM -0700, Jesse Barnes wrote:
> > From: Shobhit Kumar <shobhit.kumar at intel.com>
> > 
> > VLV supports two dp panels, there are two set of panel power sequence
> > registers which needed to be programmed based on the configured
> > pipe. This patch add supports for the same
> > 
> > Acked-by: Acked-by: Ben Widawsky <ben at bwidawsk.net>
> > Signed-off-by: Beeresh G <beeresh.g at intel.com>
> > Reviewed-by: Vijay Purushothaman <vijay.a.purushothaman at intel.com>
> > Reviewed-by: Jesse Barnes <jesse.barnes at intel.com>
> > Signed-off-by: Jesse Barnes <jbarnes at virtuousgeek.org>
> 
> Afaics we use these PP_ regs at tons of other places. Do we not need them
> there or will that follow in a later patch?
> -Daniel

Later patch; this one hasn't been tested yet either.

-- 
Jesse Barnes, Intel Open Source Technology Center