[Intel-gfx] [PATCH 1/5] drm/i915: make edp panel power sequence setup more robust

Daniel Vetter daniel.vetter at ffwll.ch
Tue Oct 23 09:23:00 CEST 2012


On Tue, Oct 23, 2012 at 12:04 AM, Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
> If the current field is not zero and doesn't match the VBT, we might
> add a debug statement.  It could indicate a BIOS programmed value that
> didn't involve a VBT update (I can imagine some vendors might do
> this).  Overwriting the current with the different VBT value may lead
> to breakage or sub-optimal timings.

We dump the current values (read out from the PP regs), the vbt values
and now also the new values we write back into the regs. That not good
enough?
-Daniel
-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch



More information about the Intel-gfx mailing list