[Intel-gfx] [PATCH v3 09/15] drm/i915: add VLV DSI PLL Calculations
Jani Nikula
jani.nikula at intel.com
Tue Aug 27 22:51:55 CEST 2013
On Tue, 27 Aug 2013, Ville Syrjälä <ville.syrjala at linux.intel.com> wrote:
> On Tue, Aug 27, 2013 at 03:12:21PM +0300, Jani Nikula wrote:
>> +#define DSI_PLL_CLK_GATE_MASK (0xf << 5)
>> +#define DSI_PLL_CKK_GATE_DSI0_DSIPLL (1 << 8)
>> +#define DSI_PLL_CKK_GATE_DSI1_DSIPLL (1 << 7)
>> +#define DSI_PLL_CKK_GATE_DSI0_CCK (1 << 6)
>> +#define DSI_PLL_CKK_GATE_DSI1_CCK (1 << 5)
>
> s/CKK/CLK ?
>
> Otherwise seems good enough, so:
> Reviewed-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
I just sent the updated patch, but fumbled the in-reply-to. The new
version is [1].
Jani.
[1] http://mid.gmane.org/5d3b656372d2f72e7ce536498f5fdd46bea1ac14.1377635967.git.jani.nikula@intel.com
More information about the Intel-gfx
mailing list