[Intel-gfx] [PATCH 11/11] drm/i915: gen5+ can have FBC with multiple pipes

Rodrigo Vivi rodrigo.vivi at gmail.com
Fri Dec 12 17:25:03 PST 2014


I keep my with to remove support for old gens but anyway:

Reviewed-by: Rodrigo Vivi <rodrigo.vivi at intel.com>

On Mon, Dec 8, 2014 at 8:09 AM, Paulo Zanoni <przanoni at gmail.com> wrote:
> From: Paulo Zanoni <paulo.r.zanoni at intel.com>
>
> So allow it.
>
> Signed-off-by: Paulo Zanoni <paulo.r.zanoni at intel.com>
> ---
>  drivers/gpu/drm/i915/intel_fbc.c | 6 ++++--
>  1 file changed, 4 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_fbc.c b/drivers/gpu/drm/i915/intel_fbc.c
> index e8dc1d5..1c22922 100644
> --- a/drivers/gpu/drm/i915/intel_fbc.c
> +++ b/drivers/gpu/drm/i915/intel_fbc.c
> @@ -448,17 +448,19 @@ static struct drm_crtc *intel_fbc_find_crtc(struct drm_i915_private *dev_priv)
>  {
>         struct drm_crtc *crtc = NULL, *tmp_crtc;
>         enum pipe pipe;
> -       bool pipe_a_only = false;
> +       bool pipe_a_only = false, one_pipe_only = false;
>
>         if (IS_HASWELL(dev_priv) || INTEL_INFO(dev_priv)->gen >= 8)
>                 pipe_a_only = true;
> +       else if (INTEL_INFO(dev_priv)->gen <= 4)
> +               one_pipe_only = true;
>
>         for_each_pipe(dev_priv, pipe) {
>                 tmp_crtc = dev_priv->pipe_to_crtc_mapping[pipe];
>
>                 if (intel_crtc_active(tmp_crtc) &&
>                     to_intel_crtc(tmp_crtc)->primary_enabled) {
> -                       if (crtc) {
> +                       if (one_pipe_only && crtc) {
>                                 if (set_no_fbc_reason(dev_priv, FBC_MULTIPLE_PIPES))
>                                         DRM_DEBUG_KMS("more than one pipe active, disabling compression\n");
>                                 return NULL;
> --
> 2.1.3
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx



-- 
Rodrigo Vivi
Blog: http://blog.vivi.eng.br


More information about the Intel-gfx mailing list