[Intel-gfx] How user space applications load registers on HSW?

[Yang, Rong R]

Hi,

I am developing the HSW's OCL driver in the linux. I encounter a LRI problem on HSW.

Some gpgpu's applications, which use the shared local memory, must load the L3CTRLREG2 and L3CTRLREG3 registers to allocate the SLM in the L3 cache.
So I add L3CTRLREG2 and L3CTRLREG3 to the gen7_render_regs to pass the cmds parse when exec buffer. But it still don't work.
I notice that, on HSW, the commands that load the register, such as MI_LOAD_REGISTER_IMM, will be converted to NOOP by the GPU if the batch buffer's MI_BATCH_NON_SECURE_HSW bit is set. And after parse cmd, the MI_BATCH_NON_SECURE_HSW still set in the kernel. So HSW don't accept LRI commands.

Can I load these registers in the user space? Or should I hack the kernel?

Yang Rong

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20140506/ec8e764d/attachment.html>