[Intel-gfx] Reset from within timeout for preemption Qos

Chris Wilson chris at chris-wilson.co.uk
Fri Mar 30 10:38:58 UTC 2018

Previous message (by thread): [Intel-gfx] ✗ Fi.CI.BAT: failure for Add support for GuC-based SLPC (rev12)
Next message (by thread): [Intel-gfx] [PATCH 01/17] drm/i915/execlists: Track begin/end of execlists submission sequences
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Fleshed out the reset from within the timer context (hardirq) to the
point where it at least passes selftests...

Not that CI even likes the sanitycheck at the moment.
-Chris

Previous message (by thread): [Intel-gfx] ✗ Fi.CI.BAT: failure for Add support for GuC-based SLPC (rev12)
Next message (by thread): [Intel-gfx] [PATCH 01/17] drm/i915/execlists: Track begin/end of execlists submission sequences
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Intel-gfx mailing list