[PATCH] drm/i915/gvt: correct mask setting for CSFE_CHICKEN1
Zhi Wang
zhi.a.wang at intel.com
Wed Sep 19 17:53:52 UTC 2018
Thanks for the patch. BTW: Could you share some information about this
conformance check test. It looks quite amazing. :)
Reviewed-by: Zhi Wang <zhi.a.wang at intel.com>
On 09/19/18 03:28, Xinyun Liu wrote:
> CSFE_CHICKEN1(0x20d4) needs access with mask. This is caught in AcrnGT
> conformance check test:
>
> [drm:intel_gvt_vgpu_conformance_check]
> *ERROR* gvt: vgpu1 unconformance mmio 0x20d4:0x40004,0x4
>
> Signed-off-by: Xinyun Liu <xinyun.liu at intel.com>
> ---
> drivers/gpu/drm/i915/gvt/mmio_context.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/gvt/mmio_context.c b/drivers/gpu/drm/i915/gvt/mmio_context.c
> index 10e63eea5492..36a5147cd01e 100644
> --- a/drivers/gpu/drm/i915/gvt/mmio_context.c
> +++ b/drivers/gpu/drm/i915/gvt/mmio_context.c
> @@ -131,7 +131,7 @@ static struct engine_mmio gen9_engine_mmio_list[] __cacheline_aligned = {
> {RCS, GAMT_CHKN_BIT_REG, 0x0, false}, /* 0x4ab8 */
>
> {RCS, GEN9_GAMT_ECO_REG_RW_IA, 0x0, false}, /* 0x4ab0 */
> - {RCS, GEN9_CSFE_CHICKEN1_RCS, 0x0, false}, /* 0x20d4 */
> + {RCS, GEN9_CSFE_CHICKEN1_RCS, 0xffff, false}, /* 0x20d4 */
>
> {RCS, GEN8_GARBCNTL, 0x0, false}, /* 0xb004 */
> {RCS, GEN7_FF_THREAD_MODE, 0x0, false}, /* 0x20a0 */
>
More information about the intel-gvt-dev
mailing list