[Intel-xe] [PATCH 4/6] drm/xe: Add timeslice duration engine property to sysfs
Tejas Upadhyay
tejas.upadhyay at intel.com
Thu Jun 15 14:19:31 UTC 2023
Timeslices between multiple context is supported via
guc scheduling. Add sysfs entry to provide user defined
timeslice duration to guc scheduling.
The timeslice duration can be adjusted per-engine class using,
/sys/class/drm/cardX/device/gtN/engines/ccs/timeslice_duration_us
Signed-off-by: Tejas Upadhyay <tejas.upadhyay at intel.com>
---
drivers/gpu/drm/xe/xe_gt_sysfs.c | 38 ++++++++++++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/drivers/gpu/drm/xe/xe_gt_sysfs.c b/drivers/gpu/drm/xe/xe_gt_sysfs.c
index 39ff8f017fa1..bee8f56f0dee 100644
--- a/drivers/gpu/drm/xe/xe_gt_sysfs.c
+++ b/drivers/gpu/drm/xe/xe_gt_sysfs.c
@@ -32,6 +32,38 @@ static struct kobj_type kobj_xe_engine_type = {
.sysfs_ops = &kobj_sysfs_ops
};
+static ssize_t timeslice_duration_store(struct kobject *kobj,
+ struct kobj_attribute *attr,
+ const char *buf, size_t count)
+{
+ struct xe_hw_engine *hwe = kobj_to_hwe(kobj);
+ u32 duration;
+ int err;
+
+ err = kstrtou32(buf, 0, &duration);
+ if (err)
+ return err;
+
+ if (duration > jiffies_to_usecs(MAX_SCHEDULE_TIMEOUT))
+ return -EINVAL;
+
+ WRITE_ONCE(hwe->sched_props.timeslice_us, duration);
+
+ return count;
+}
+
+static ssize_t timeslice_duration_show(struct kobject *kobj,
+ struct kobj_attribute *attr, char *buf)
+{
+ struct xe_hw_engine *hwe = kobj_to_hwe(kobj);
+
+ return sprintf(buf, "%u\n", hwe->sched_props.timeslice_us);
+}
+
+static struct kobj_attribute timeslice_duration_attr =
+__ATTR(timeslice_duration_us, 0644, timeslice_duration_show,
+timeslice_duration_store);
+
static ssize_t job_timeout_store(struct kobject *kobj,
struct kobj_attribute *attr,
const char *buf, size_t count)
@@ -228,6 +260,12 @@ int xe_gt_sysfs_engines(struct xe_gt *gt)
kobject_put(kobj);
return err;
}
+
+ err = sysfs_create_file(&khwe->base, ×lice_duration_attr.attr);
+ if (err) {
+ kobject_put(kobj);
+ return err;
+ }
}
return err;
--
2.25.1
More information about the Intel-xe
mailing list