[PATCH v3 2/2] drm/xe/regs/xe_pmt: Macros for G-State and pcie link state residency offset
Soham Purkait
soham.purkait at intel.com
Tue Jun 3 18:12:05 UTC 2025
Add G-State residency and pcie link state residency
offset macros for G2, G6, G8, G10, ModS and L0, L1, L1.2
respectively.
Signed-off-by: Soham Purkait <soham.purkait at intel.com>
---
drivers/gpu/drm/xe/regs/xe_pmt.h | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/drivers/gpu/drm/xe/regs/xe_pmt.h b/drivers/gpu/drm/xe/regs/xe_pmt.h
index b0efd9b48d1e..4e377b6eac92 100644
--- a/drivers/gpu/drm/xe/regs/xe_pmt.h
+++ b/drivers/gpu/drm/xe/regs/xe_pmt.h
@@ -21,4 +21,14 @@
#define SG_REMAP_INDEX1 XE_REG(SOC_BASE + 0x08)
#define SG_REMAP_BITS REG_GENMASK(31, 24)
+#define BMG_G2_RESIDENCY_OFFSET (0x530)
+#define BMG_G6_RESIDENCY_OFFSET (0x538)
+#define BMG_G8_RESIDENCY_OFFSET (0x540)
+#define BMG_G10_RESIDENCY_OFFSET (0x548)
+#define BMG_MODS_RESIDENCY_OFFSET (0x4D0)
+
+#define PCIE_LINK_L0_RESIDENCY_COUNTER (0x570)
+#define PCIE_LINK_L1_RESIDENCY_COUNTER (0x578)
+#define PCIE_LINK_L1_2_RESIDENCY_COUNTER (0x580)
+
#endif
--
2.34.1
More information about the Intel-xe
mailing list