[PATCH 8/9] drm/i915/wcl: C10 phy connected to port A and B
Dnyaneshwar Bhadane
dnyaneshwar.bhadane at intel.com
Fri Jun 6 19:51:03 UTC 2025
WCL added a c10 phy connected to port B. PTL code is currently
restricting c10 to phy_a only.
Signed-off-by: Dnyaneshwar Bhadane <dnyaneshwar.bhadane at intel.com>
---
drivers/gpu/drm/i915/display/intel_cx0_phy.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_cx0_phy.c b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
index 75caccb65513..59eee0edef79 100644
--- a/drivers/gpu/drm/i915/display/intel_cx0_phy.c
+++ b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
@@ -40,6 +40,9 @@ bool intel_encoder_is_c10phy(struct intel_encoder *encoder)
struct intel_display *display = to_intel_display(encoder);
enum phy phy = intel_encoder_to_phy(encoder);
+ if ((DISPLAY_VERx100(display) == 3002) && phy < PHY_C)
+ return true;
+
if (display->platform.pantherlake && phy == PHY_A)
return true;
--
2.34.1
More information about the Intel-xe
mailing list