[PATCH v7 0/3] BMG PCIe link downgrade attributes and usage

Raag Jadav raag.jadav at intel.com
Tue May 6 05:48:32 UTC 2025


This series exposes sysfs attributes for BMG PCIe link downgrade
and documents their usage.

v1: https://patchwork.freedesktop.org/series/147023/

v2: Move from debugfs to sysfs (Lucas, Rodrigo, Badal)
    Rework macros and their naming (Rodrigo)

v3: Move xe_device_sysfs_init() to xe_device_probe() (Riana)
    Use sysfs_create_files() (Riana)
    Fix checkpatch warning (Riana)

v4: s/downspeed/downgrade (Lucas, Rodrigo, Riana)

v5: Use PCIe Gen agnostic naming (Rodrigo)

v6: s/pcie_gen/auto_link (Lucas)

v7: Drop xe_pm_sysfs_init() and refactor d3cold.capable (Rodrigo, Riana)

Raag Jadav (3):
  drm/xe: Move xe_device_sysfs_init() to xe_device_probe()
  drm/xe: Expose PCIe link downgrade attributes
  drm/xe/doc: Wire up PCIe Gen5 limitations

 Documentation/gpu/xe/xe_firmware.rst |   6 ++
 drivers/gpu/drm/xe/xe_device.c       |   5 ++
 drivers/gpu/drm/xe/xe_device_sysfs.c | 104 +++++++++++++++++++++++++--
 drivers/gpu/drm/xe/xe_pcode_api.h    |   5 ++
 drivers/gpu/drm/xe/xe_pm.c           |   8 +--
 5 files changed, 115 insertions(+), 13 deletions(-)

-- 
2.34.1



More information about the Intel-xe mailing list