[PATCH v2] drm/xe/xe2hpg: Add Wa_22021007897
Gustavo Sousa
gustavo.sousa at intel.com
Wed May 7 14:04:32 UTC 2025
Quoting Aradhya Bhatia (2025-05-07 07:11:12-03:00)
>Add Wa_22021007897 for the Xe2_HPG (graphics version: 20.01) platform.
s/platform/IP/
>It is a permanent workaround, and applicable on all the steppings.
>
>Signed-off-by: Aradhya Bhatia <aradhya.bhatia at intel.com>
Reviewed-by: Gustavo Sousa <gustavo.sousa at intel.com>
>---
>Changes in v2:
> - Fix typo in the SBE_PUSH_CONSTANT_BEHIND_FIX_ENABLE macro.
>
> drivers/gpu/drm/xe/regs/xe_gt_regs.h | 1 +
> drivers/gpu/drm/xe/xe_wa.c | 4 ++++
> 2 files changed, 5 insertions(+)
>
>diff --git a/drivers/gpu/drm/xe/regs/xe_gt_regs.h b/drivers/gpu/drm/xe/regs/xe_gt_regs.h
>index cbb9f7cbcfc0..5cd5ab8529c5 100644
>--- a/drivers/gpu/drm/xe/regs/xe_gt_regs.h
>+++ b/drivers/gpu/drm/xe/regs/xe_gt_regs.h
>@@ -156,6 +156,7 @@
> #define XEHPG_SC_INSTDONE_EXTRA2 XE_REG_MCR(0x7108)
>
> #define COMMON_SLICE_CHICKEN4 XE_REG(0x7300, XE_REG_OPTION_MASKED)
>+#define SBE_PUSH_CONSTANT_BEHIND_FIX_ENABLE REG_BIT(12)
> #define DISABLE_TDC_LOAD_BALANCING_CALC REG_BIT(6)
>
> #define COMMON_SLICE_CHICKEN3 XE_REG(0x7304, XE_REG_OPTION_MASKED)
>diff --git a/drivers/gpu/drm/xe/xe_wa.c b/drivers/gpu/drm/xe/xe_wa.c
>index 6f6563cc7430..67196baa4249 100644
>--- a/drivers/gpu/drm/xe/xe_wa.c
>+++ b/drivers/gpu/drm/xe/xe_wa.c
>@@ -827,6 +827,10 @@ static const struct xe_rtp_entry_sr lrc_was[] = {
> XE_RTP_RULES(GRAPHICS_VERSION(2001), ENGINE_CLASS(RENDER)),
> XE_RTP_ACTIONS(SET(CHICKEN_RASTER_1, DIS_CLIP_NEGATIVE_BOUNDING_BOX))
> },
>+ { XE_RTP_NAME("22021007897"),
>+ XE_RTP_RULES(GRAPHICS_VERSION(2001), ENGINE_CLASS(RENDER)),
>+ XE_RTP_ACTIONS(SET(COMMON_SLICE_CHICKEN4, SBE_PUSH_CONSTANT_BEHIND_FIX_ENABLE))
>+ },
>
> /* Xe3_LPG */
> { XE_RTP_NAME("14021490052"),
>
>base-commit: a127cd437da1f18b6ecc9e03226d8e2b2aa79dab
>--
>2.43.0
>
More information about the Intel-xe
mailing list