✗ CI.checkpatch: warning for Enable/Disable DC balance along with VRR DSB (rev5)

Patchwork patchwork at emeril.freedesktop.org
Tue May 13 15:51:31 UTC 2025


== Series Details ==

Series: Enable/Disable DC balance along with VRR DSB (rev5)
URL   : https://patchwork.freedesktop.org/series/148025/
State : warning

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
202708c00696422fd217223bb679a353a5936e23
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 599d3d4c92881a0ca3824e6e7a7e7a2dff535de9
Author: Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>
Date:   Tue May 13 10:47:00 2025 +0530

    drm/i915/vrr: Enable DC Balance bit
    
    Enable DC Balance from vrr compute config and also add
    enable/disable frame counters for DC Balance odd and even
    frame count calculation.
    
    --v2:
    Update commit message
    
    --v3:
    - Driver should not control adjustment enable bit, as that
    is already being controlled by firmware. Release bit from
    driver computation.
    - Commit message update.
    
    --v4:
    - Configure PIPEDMC_EVT_CTL enable/disable call.
    
    Signed-off-by: Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>
    Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal at intel.com>
+ /mt/dim checkpatch d0d3c136f60cbee6ede33f207b4e6d6b2f04779d drm-intel
ce85aa7ec528 drm/i915/vrr: Refactor vmin/vmax stuff
212a68f758a7 drm/i915/display: Add source param for dc balance
b22f7f26c557 drm/i915/display: Add pipe dmc registers and bits for DC Balance
-:25: WARNING:BAD_SIGN_OFF: Non-standard signature: Co-authored-by:
#25: 
Co-authored-by: Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>

total: 0 errors, 1 warnings, 0 checks, 62 lines checked
84e82a977de9 drm/i915/display: Add VRR DC balance registers
-:16: WARNING:BAD_SIGN_OFF: Non-standard signature: Co-authored-by:
#16: 
Co-authored-by: Mitul Golani <mitulkumar.ajitkumar.golani at intel.com>

total: 0 errors, 1 warnings, 0 checks, 60 lines checked
4e80e0d36122 drm/i915/vrr: Add functions to read out vmin/vmax stuff
2422915c4ab7 drm/i915/vrr: Add DC Balance params to crtc_state
a155fe802278 drm/i915/vrr: Add state dump for DC Balance params
1984f1f95d23 drm/i915/vrr: Add compute config for DC Balance params
cd280b6e2fb4 drm/i915/vrr: Write DC balance params to hw registers
40afe574057f drm/i915: Extract vrr_vblank_start()
8766cb68320d drm/i915/vrr: Implement vblank evasion with DC balancing
3242b68f8144 drm/i915/dsb: Add pipedmc dc balance enable/disable
a84c1ed4ed5d drm/i915/vrr: Restructure VRR enablement bit
5a68c25251fe drm/i915/vrr: Pause DC Balancing for DSB commits
da458158f36c drm/i915/vrr: Add function to check if DC Balance Possible
1167243160d6 drm/i915/display: Add function to configure PIPEDMC_EVT_CTL
599d3d4c9288 drm/i915/vrr: Enable DC Balance bit




More information about the Intel-xe mailing list