Mesa (main): pan/va: Add TEX_FETCH assembler case

[GitLab Mirror]

Module: Mesa
Branch: main
Commit: 216da26b3f323ce61e2355ad4a6f5e3bbe3e874c
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=216da26b3f323ce61e2355ad4a6f5e3bbe3e874c

Author: Alyssa Rosenzweig <alyssa at collabora.com>
Date:   Fri Feb 25 12:28:52 2022 -0500

pan/va: Add TEX_FETCH assembler case

Signed-off-by: Alyssa Rosenzweig <alyssa at collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/15182>

---

 src/panfrost/bifrost/valhall/test/assembler-cases.txt | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/panfrost/bifrost/valhall/test/assembler-cases.txt b/src/panfrost/bifrost/valhall/test/assembler-cases.txt
index 250162060d1..6db210f9445 100644
--- a/src/panfrost/bifrost/valhall/test/assembler-cases.txt
+++ b/src/panfrost/bifrost/valhall/test/assembler-cases.txt
@@ -213,3 +213,4 @@ c0 00 00 00 00 c9 10 01    IADD_IMM.i32 r9, 0x0, #0x0
 f0 00 3c 32 08 40 7f 78    BLEND.slot0.v4.f32.return @r0:r1:r2:r3, @r60, blend_descriptor_0_x, target:0x0
 c0 00 00 00 00 f6 10 01    IADD_IMM.i32 r54, 0x0, #0x0
 c0 f1 00 00 10 c1 2f 08    BRANCHZI.eq.absolute.wait0 0x0, blend_descriptor_0_y
+80 00 c0 17 34 7c 25 01    TEX_FETCH.slot0.f.32.2d @r0:r1:r2:r3, @r60:r61, u0