[Mesa-dev] [PATCH 1/2] i965/fs: Add gen6 register spilling support.

[Eric Anholt]

On Fri, 15 Apr 2011 15:14:14 +0800, "Zou, Nanhai" <nanhai.zou at intel.com> wrote:
> 
> I think that probably  not single thread. 
> But Bspec says to recalculate max vs and wm thread if using scratch to avoid use out scrach space and to avoid deadlock.
> I don't know what the deadlock means there.

You really need to quote a specific section when asserting things like
this.  For example, vol2a.11 "3DSTATE_WM:Per Thread Scratch Space" says
you need to allocate enough space for each thread to have its requested
space, which is what we do.  I see no other mentions in vol2a.11 of
"thread" in relation to scratch.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 197 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/mesa-dev/attachments/20110415/40753cc1/attachment.pgp>