[Mesa-dev] [PATCH 0/5] nvc0: fp64 preparation

Ilia Mirkin imirkin at alum.mit.edu
Fri Jul 18 06:57:24 PDT 2014

Most of codegen is already FP64-ready. There are a few edge-cases that I ran
into, many of which can apply even to non-fp64-enabled programs (although the
double-wide registers are not very common without fp64).

I've yet to give this a full piglit run, but wanted to send these out in case
someone wanted to comment. They do not depend on the preliminary core fp64

Ilia Mirkin (5):
  nvc0: make sure that the local memory allocation is aligned to 0x10
  nv50/ir: keep track of whether the program uses fp64
  nvc0: mark shader header if fp64 is used
  nv50/ir: fix hard-coded TYPE_U32 sized register
  nv50/ir: fix phi/union sources when their def has been merged

 src/gallium/drivers/nouveau/codegen/nv50_ir_driver.h   |  1 +
 src/gallium/drivers/nouveau/codegen/nv50_ir_ra.cpp     | 15 ++++++++++++---
 src/gallium/drivers/nouveau/codegen/nv50_ir_target.cpp |  8 ++++++--
 src/gallium/drivers/nouveau/nvc0/nvc0_program.c        |  4 +++-
 4 files changed, 22 insertions(+), 6 deletions(-)


More information about the mesa-dev mailing list