[Mesa-dev] [PATCH 2/2] radeonsi: fix CMASK and HTILE calculations for Hawaii

Alex Deucher alexdeucher at gmail.com
Sun Jul 27 19:54:26 PDT 2014


On Fri, Jul 25, 2014 at 6:52 PM, Marek Olšák <maraeo at gmail.com> wrote:
> From: Marek Olšák <marek.olsak at amd.com>
>
> This fixes the checkerboard pattern in glxgears and anything that triggers
> fast color clear.
>
> num_channels is always <= 8, but Hawaii has 16 pipes.

Reviewed-by: Alex Deucher <alexander.deucher at amd.com>

> ---
>  src/gallium/drivers/radeon/r600_texture.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/src/gallium/drivers/radeon/r600_texture.c b/src/gallium/drivers/radeon/r600_texture.c
> index 34ecfab..ac9f680 100644
> --- a/src/gallium/drivers/radeon/r600_texture.c
> +++ b/src/gallium/drivers/radeon/r600_texture.c
> @@ -388,7 +388,7 @@ static void si_texture_get_cmask_info(struct r600_common_screen *rscreen,
>                                       struct r600_cmask_info *out)
>  {
>         unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
> -       unsigned num_pipes = rscreen->tiling_info.num_channels;
> +       unsigned num_pipes = rscreen->info.r600_num_tile_pipes;
>         unsigned cl_width, cl_height;
>
>         switch (num_pipes) {
> @@ -485,7 +485,7 @@ static unsigned si_texture_htile_alloc_size(struct r600_common_screen *rscreen,
>  {
>         unsigned cl_width, cl_height, width, height;
>         unsigned slice_elements, slice_bytes, pipe_interleave_bytes, base_align;
> -       unsigned num_pipes = rscreen->tiling_info.num_channels;
> +       unsigned num_pipes = rscreen->info.r600_num_tile_pipes;
>
>         /* HTILE is broken with 1D tiling on old kernels and CIK. */
>         if (rtex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
> --
> 1.9.1
>
> _______________________________________________
> mesa-dev mailing list
> mesa-dev at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/mesa-dev


More information about the mesa-dev mailing list