[Mesa-dev] [PATCH v4 4/7] intel: genxml: add Force Posted field to MI_LRI

Lionel Landwerlin lionel.g.landwerlin at intel.com
Wed Jun 20 17:25:31 UTC 2018


The kernel uses it. It's not recommended to use it in the batchbuffer,
but the hardware doesn't seem to complain.

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin at intel.com>
---
 src/intel/genxml/gen10.xml | 1 +
 src/intel/genxml/gen11.xml | 1 +
 src/intel/genxml/gen7.xml  | 1 +
 src/intel/genxml/gen75.xml | 1 +
 src/intel/genxml/gen8.xml  | 1 +
 src/intel/genxml/gen9.xml  | 1 +
 6 files changed, 6 insertions(+)

diff --git a/src/intel/genxml/gen10.xml b/src/intel/genxml/gen10.xml
index 541e4405716..e5e79d2c661 100644
--- a/src/intel/genxml/gen10.xml
+++ b/src/intel/genxml/gen10.xml
@@ -2974,6 +2974,7 @@
     <field name="MI Command Opcode" start="23" end="28" type="uint" default="34"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="96" size="64">
diff --git a/src/intel/genxml/gen11.xml b/src/intel/genxml/gen11.xml
index bd3800e4b79..41b5bf099d5 100644
--- a/src/intel/genxml/gen11.xml
+++ b/src/intel/genxml/gen11.xml
@@ -2963,6 +2963,7 @@
     <field name="Add CS MMIO Start Offset" start="19" end="19" type="uint"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="96" size="64">
diff --git a/src/intel/genxml/gen7.xml b/src/intel/genxml/gen7.xml
index 6dde7973e69..e09e336d0cd 100644
--- a/src/intel/genxml/gen7.xml
+++ b/src/intel/genxml/gen7.xml
@@ -2018,6 +2018,7 @@
     <field name="MI Command Opcode" start="23" end="28" type="uint" default="34"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="96" size="64">
diff --git a/src/intel/genxml/gen75.xml b/src/intel/genxml/gen75.xml
index 5b01fd45400..613168e6f45 100644
--- a/src/intel/genxml/gen75.xml
+++ b/src/intel/genxml/gen75.xml
@@ -2378,6 +2378,7 @@
     <field name="MI Command Opcode" start="23" end="28" type="uint" default="34"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="96" size="64">
diff --git a/src/intel/genxml/gen8.xml b/src/intel/genxml/gen8.xml
index 4ed41d15612..c8320c6ed63 100644
--- a/src/intel/genxml/gen8.xml
+++ b/src/intel/genxml/gen8.xml
@@ -2605,6 +2605,7 @@
     <field name="MI Command Opcode" start="23" end="28" type="uint" default="34"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="64" size="64">
diff --git a/src/intel/genxml/gen9.xml b/src/intel/genxml/gen9.xml
index 318ae89d5e7..6181b893334 100644
--- a/src/intel/genxml/gen9.xml
+++ b/src/intel/genxml/gen9.xml
@@ -2892,6 +2892,7 @@
     <field name="MI Command Opcode" start="23" end="28" type="uint" default="34"/>
     <field name="Byte Write Disables" start="8" end="11" type="uint"/>
     <field name="DWord Length" start="0" end="7" type="uint" default="1"/>
+    <field name="Force Posted" start="12" end="12" type="bool"/>
     <field name="Register Offset" start="34" end="54" type="offset"/>
     <field name="Data DWord" start="64" end="95" type="uint"/>
     <group count="0" start="96" size="64">
-- 
2.17.1



More information about the mesa-dev mailing list