[Openchrome-devel] [Bug 96397] legacy modesetting removal breaks CLE266

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=96397

--- Comment #13 from Kevin Brace <kevinbrace at gmx.com> ---
(In reply to Xavier Bachelot from comment #11)

Hi Xavier,

> I've reduced the needed changes to both 3d5.6b bit 7 and 3d5.6c bit 0.
> Initial registers setting is 3d5.6b = 0x84 and 3d5.6c = 0x01.
> Working registers setting is 3d5.6b = 0x04 and 3d5.6c = 0x00.
> 
> According to CX700 documentation, the older chipset with doc available :
> 
> 6b[7:6] is "First Display Channel Clock Mode Selection"
> 0x: Normal
> 1x: Division by 2
> 
> 6c[0] is "LCDCK Source Selection"
> 0: LCDCK PLL output clock
> 1: LCDCK PLL reference clock

When I posted comment #12, you got ahead of me, and you posted comment #11.
Basically, you and I were working on the same problem at the same time. (^^)
I will post my CLE266 register dump I obtained around May 22nd.
I do not know the version of OpenChrome that was running when I did the
register dump.
It was obtained with Ubuntu 10.04 LTS.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/openchrome-devel/attachments/20160607/ade5eaf3/attachment.html>