i915 power management documentation

Gábor Bereczki mr.gabor.bereczki at gmail.com
Mon Jun 2 07:15:11 PDT 2014


Hello DRM developers,

I am looking after some documentation of the performance management of the
GPU hardware, like registers

#define
GEN6_RPNSWREQ                                                         0xA008

#define GEN6_RP_CONTROL
0xA024



and the likes.



I have checked Intel documentation online, but could not find any reference
to those registers. As I understand they are in the graphics MMIO space,
but could not find any specs for these registers.

Your help is really appreciated.

BR,



Gabor Bereczki
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/dri-devel/attachments/20140602/42afd1b3/attachment.html>


More information about the dri-devel mailing list