[Bug 73378] [drm:radeon_uvd_send_upll_ctlreq] *ERROR* Timeout setting UVD clocks!

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=73378

--- Comment #20 from Christian König <deathsimple at vodafone.de> ---
(In reply to Chernovsky Oleg from comment #15)
> I can help with code here.
> 
> What should be implemented, roughly?

Sounds good. I assume you got a card with that problem.

First of all try if UVD works otherwise. E.g. we raise the clocks for the boot
up test (and lower them again after that), but that's actually not necessary
most of the time.

So get into radeon_uvd_send_upll_ctlreq, just comment out the error return
value and pretend everything worked fine.

Then check if the following IB test works or not.

If that doesn't work the input clocks to the PLL doesn't seem to work and we
have a clock routing problem or something like that. If that works the PLL just
doesn't likes our parameters and we need to figure out why.

Feel free to contact me by mail if you have more questions.

Thanks,
Christian.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/dri-devel/attachments/20150129/88111f02/attachment.html>