[Bug 98821] [amdgpu][bisected][polaris] "drm/amdgpu: refine uvd 6.0 clock gate feature" sets MCLK on highest state

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=98821

Alex Deucher <alexdeucher at gmail.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
 Attachment #128166|0                           |1
        is obsolete|                            |

--- Comment #10 from Alex Deucher <alexdeucher at gmail.com> ---
Created attachment 128168
  --> https://bugs.freedesktop.org/attachment.cgi?id=128168&action=edit
fix

This patch fixes the issue.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20161123/44a8d443/attachment-0001.html>