[Bug 98821] [amdgpu][bisected][polaris] "drm/amdgpu: refine uvd 6.0 clock gate feature" sets MCLK on highest state

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=98821

--- Comment #11 from Arek Ruśniak <arek.rusi at gmail.com> ---
(In reply to Alex Deucher from comment #10)
> Created attachment 128168 [details] [review]
> fix
> 
> This patch fixes the issue.

not for me...
"always 300MHz" still here.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/dri-devel/attachments/20161123/d228c910/attachment.html>