[Bug 66808] [HSW Bisected]igt/kms_flip/blocking-absolute-wf_vblank due to power well enabled by default

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=66808

--- Comment #9 from Paulo Zanoni <przanoni at gmail.com> ---
For the very first time we run the test on pipe B, it works. After the power
well is reset for the first time, the test on pipe B starts to fail and keeps
failing forever.

Considering that the problem doesn't happen with i915.disable_power_well=0, I
wonder if the bug is related to the fact that the pipe counters go back to 0
after we disable the power well (PIPE_FRMCNT, etc). Or maybe it's related to
other registers that get reset.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20130722/3c38fabc/attachment.html>