[Bug 85327] [HSW] GPU hang on HSW Celeron when doing 16 VA-API decodes and compositing
bugzilla-daemon at freedesktop.org
bugzilla-daemon at freedesktop.org
Wed Oct 22 06:46:47 PDT 2014
https://bugs.freedesktop.org/show_bug.cgi?id=85327
--- Comment #4 from Simon Farnsworth <simon at farnz.org.uk> ---
The patch I'm testing is:
diff --git a/drivers/gpu/drm/i915/i915_gem_context.c
b/drivers/gpu/drm/i915/i915_gem_context.c
index 841056c..0386721 100644
--- a/drivers/gpu/drm/i915/i915_gem_context.c
+++ b/drivers/gpu/drm/i915/i915_gem_context.c
@@ -434,6 +434,7 @@ mi_set_context(struct i915_gem_request *rq,
{
struct intel_ringbuffer *ring;
int len;
+ int ret;
/* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB
* invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value
@@ -443,6 +444,10 @@ mi_set_context(struct i915_gem_request *rq,
if (IS_GEN6(rq->i915))
rq->pending_flush |= I915_INVALIDATE_CACHES;
+ ret = i915_request_emit_flush(rq, I915_COMMAND_BARRIER);
+ if (ret)
+ return ret;
+
len = 3;
switch (INTEL_INFO(rq->i915)->gen) {
case 8:
I've also set i915.enable_ppgtt=1 on the kernel command line. I'll let you know
what I find.
--
You are receiving this mail because:
You are the QA Contact for the bug.
You are on the CC list for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20141022/88627943/attachment.html>
More information about the intel-gfx-bugs
mailing list