[PATCH v3 1/5] drm/xe/bo: fix alignment with non-4KiB kernel page sizes
Simon.Richter at hogyros.de
Simon.Richter at hogyros.de
Fri Aug 1 01:40:54 UTC 2025
Hi,
good point, thanks!
Rodrigo's idea of modifying "size" in-place would accidentally solve this as well. I'm planning to do a revision where I pull the huge if statement that determines the alignment apart.
I believe we can leave the query parameters as is, because the alignment for VRAM allocations that should not be host visible is still 4kB, and Mesa will round up all allocations otherwise. Longer term, there should probably be separate values (plus there is also some things that need to be 8kB aligned?)
Unrelated to page size: can you check booting with the MEI GSC patches on other platforms? For me, it fails to allocate the IRQ, apparently because it cannot find a routing.
Simon
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-xe/attachments/20250801/9bfbcc18/attachment.htm>
More information about the Intel-xe
mailing list