[PATCH 3/3] drm/xe/bmg: Update Wa_16023588340

Lucas De Marchi lucas.demarchi at intel.com
Sat May 31 13:02:23 UTC 2025


On Fri, May 30, 2025 at 01:20:47AM -0700, Vinay Belgaumkar wrote:
>This allows for additional L2 caching modes.
>
>Fixes: 01570b446939 ("drm/xe/bmg: implement Wa_16023588340")
>

drop the newline here... Fixes needs to be part of the trailers for
tooling to work properly

Lucas De Marchi

>Cc: Matthew Auld <matthew.auld at intel.com>
>Signed-off-by: Vinay Belgaumkar <vinay.belgaumkar at intel.com>
>---
> drivers/gpu/drm/xe/xe_gt.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
>diff --git a/drivers/gpu/drm/xe/xe_gt.c b/drivers/gpu/drm/xe/xe_gt.c
>index 0e5d243c9451..6c4cb9576fb6 100644
>--- a/drivers/gpu/drm/xe/xe_gt.c
>+++ b/drivers/gpu/drm/xe/xe_gt.c
>@@ -118,7 +118,7 @@ static void xe_gt_enable_host_l2_vram(struct xe_gt *gt)
> 		xe_gt_mcr_multicast_write(gt, XE2_GAMREQSTRM_CTRL, reg);
> 	}
>
>-	xe_gt_mcr_multicast_write(gt, XEHPC_L3CLOS_MASK(3), 0x3);
>+	xe_gt_mcr_multicast_write(gt, XEHPC_L3CLOS_MASK(3), 0xF);
> 	xe_force_wake_put(gt_to_fw(gt), fw_ref);
> }
>
>-- 
>2.38.1
>


More information about the Intel-xe mailing list