[Openchrome-devel] [Bug 96397] legacy modesetting removal breaks CLE266

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=96397

--- Comment #11 from Xavier Bachelot <xavier at bachelot.org> ---
I've reduced the needed changes to both 3d5.6b bit 7 and 3d5.6c bit 0.
Initial registers setting is 3d5.6b = 0x84 and 3d5.6c = 0x01.
Working registers setting is 3d5.6b = 0x04 and 3d5.6c = 0x00.

According to CX700 documentation, the older chipset with doc available :

6b[7:6] is "First Display Channel Clock Mode Selection"
0x: Normal
1x: Division by 2

6c[0] is "LCDCK Source Selection"
0: LCDCK PLL output clock
1: LCDCK PLL reference clock

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/openchrome-devel/attachments/20160607/e695b70c/attachment.html>