June 2024 Archives by date

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...

Starting: Sat Jun 1 21:14:45 UTC 2024
Ending: Sun Jun 30 21:37:14 UTC 2024
Messages: 345

• ✗ Fi.CI.IGT: failure for drm/i915/display: Increase timeout to DDI buf active (rev3)   Patchwork
• ✗ Fi.CI.IGT: failure for Implement CMRR Support (rev9)   Patchwork
• ✗ Fi.CI.IGT: failure for series starting with [1/2] PCI: Revert the cfg_access_lock lockdep mechanism   Patchwork
• [PATCH v11 0/8] Implement CMRR Support   Mitul Golani
• [PATCH v11 1/8] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v11 2/8] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v11 3/8] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v11 4/8] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v11 5/8] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v11 6/8] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v11 7/8] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v11 8/8] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• [PATCH v11 0/8] Implement CMRR Support   Mitul Golani
• [PATCH v11 1/8] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v11 2/8] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v11 3/8] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v11 4/8] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v11 5/8] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v11 6/8] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v11 7/8] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v11 8/8] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• ✓ Fi.CI.BAT: success for Implement CMRR Support (rev11)   Patchwork
• ✗ Fi.CI.IGT: failure for Implement CMRR Support (rev11)   Patchwork
• [PATCH] thunderbolt: Add Kconfig option to disable PCIe tunneling   Imre Deak
• ✓ Fi.CI.BAT: success for thunderbolt: Add Kconfig option to disable PCIe tunneling   Patchwork
• ✓ Fi.CI.BAT: success for drm/i915/display: Increase timeout to DDI buf active (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for thunderbolt: Add Kconfig option to disable PCIe tunneling   Patchwork
• ✗ Fi.CI.IGT: failure for drm/i915/display: Increase timeout to DDI buf active (rev4)   Patchwork
• [PATCH v11 0/2] CMRR TEST CHECK   Mitul Golani
• [PATCH v11 1/2] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v11 2/2] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v11 0/2] CMRR TEST CHECK   Mitul Golani
• [PATCH v11 1/2] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v11 2/2] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v11 0/2] CMRR TEST CHECK   Mitul Golani
• [PATCH v11 1/2] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v11 2/2] drm/i915: Separate VRR related register definitions   Mitul Golani
• ✗ Fi.CI.BUILD: failure for CMRR TEST CHECK (rev2)   Patchwork
• ✓ Fi.CI.BAT: success for CMRR TEST CHECK (rev3)   Patchwork
• ✗ Fi.CI.IGT: failure for CMRR TEST CHECK (rev3)   Patchwork
• [PATCH v12 0/9] Implement CMRR Support   Mitul Golani
• [PATCH v12 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v12 2/9] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v12 3/9] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v12 4/9] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v12 5/9] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v12 6/9] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v12 7/9] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v12 8/9] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v12 9/9] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• ✓ Fi.CI.BAT: success for Implement CMRR Support (rev12)   Patchwork
• ✗ Fi.CI.IGT: failure for Implement CMRR Support (rev12)   Patchwork
• [PATCH 0/4] Add HDMI PLL Algorithm for SNPS/C10PHY   Ankit Nautiyal
• [PATCH 1/4] drm/i915/display: Add support for SNPS PHY HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 2/4] drm/i915/snps_phy: Use HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 3/4] drm/i915/cx0_phy_regs: Add C10 registers bits   Ankit Nautiyal
• [PATCH 4/4] drm/i915/pll_algorithm: Compute C10 HDMI PLLs with algorithm   Ankit Nautiyal
• ✗ Fi.CI.BAT: failure for Add HDMI PLL Algorithm for SNPS/C10PHY   Patchwork
• [PATCH i-g-t v2 0/6] Panel Replay eDP changes   Jouni Högander
• [PATCH i-g-t v2 1/6] lib/igt_psr: Set Panel Replay disable bit for PSR modes   Jouni Högander
• [PATCH i-g-t v2 2/6] lib/igt_psr: Psr status debugfs interface print "enabled" not "Enabled"   Jouni Högander
• [PATCH i-g-t v2 3/6] lib/igt_psr: Handle PR_MODE2_SEL_FETCH and eDP PR_* in psr active check   Jouni Högander
• [PATCH i-g-t v2 4/6] tests/intel/kms_psr_stress_test: Provide output to psr_wait_entry   Jouni Högander
• [PATCH i-g-t v2 5/6] lib/igt_psr: Do not clear/touch psr_debug disable bits   Jouni Högander
• [PATCH i-g-t v2 6/6] tests/kms_psr2_sf: Use stored psr mode instead of PSR_MODE_2_SEL_FETCH   Jouni Högander
• ✓ Fi.CI.BAT: success for Panel Replay eDP changes   Patchwork
• [PATCH v14 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v14 2/9] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v14 1/9] drm/xe/xe_gt_idle: use GT forcewake domain assertion   Mitul Golani
• [PATCH v14 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH] Revert "e1000e: move force SMBUS near the end of enable_ulp function"   Vinod Govindapillai
• ✗ Fi.CI.BUILD: failure for Implement CMRR Support (rev16)   Patchwork
• [PATCH v15 0/9]   Mitul Golani
• [PATCH v15 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v15 2/9] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v15 3/9] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v15 4/9] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v15 5/9] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v15 6/9] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v15 7/9] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v15 8/9] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v15 9/9] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• ✓ Fi.CI.BAT: success for drm/i915/display: Increase timeout to DDI buf active (rev5)   Patchwork
• [PATCH v15 0/9] Implement CMRR Support   Mitul Golani
• [PATCH v15 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v15 2/9] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v15 3/9] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v15 4/9] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v15 5/9] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v15 6/9] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v15 7/9] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v15 8/9] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v15 9/9] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• [PATCH v15 0/9] Implement CMRR Support   Mitul Golani
• [PATCH v15 1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Mitul Golani
• [PATCH v15 2/9] drm/i915: Separate VRR related register definitions   Mitul Golani
• [PATCH v15 3/9] drm/i915: Define and compute Transcoder CMRR registers   Mitul Golani
• [PATCH v15 4/9] drm/i915: Update trans_vrr_ctl flag when cmrr is computed   Mitul Golani
• [PATCH v15 5/9] drm/dp: Add refresh rate divider to struct representing AS SDP   Mitul Golani
• [PATCH v15 6/9] drm/i915/display: Add support for pack and unpack   Mitul Golani
• [PATCH v15 7/9] drm/i915/display: Compute Adaptive sync SDP params   Mitul Golani
• [PATCH v15 8/9] drm/i915/display: Compute vrr vsync params   Mitul Golani
• [PATCH v15 9/9] drm/i915: Compute CMRR and calculate vtotal   Mitul Golani
• ✗ Fi.CI.BAT: failure for Revert "e1000e: move force SMBUS near the end of enable_ulp function"   Patchwork
• ✓ Fi.CI.BAT: success for series starting with [v15,1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Patchwork
• ✓ Fi.CI.BAT: success for Implement CMRR Support (rev18)   Patchwork
• ✗ Fi.CI.IGT: failure for Panel Replay eDP changes   Patchwork
• ✗ Fi.CI.IGT: failure for drm/i915/display: Increase timeout to DDI buf active (rev5)   Patchwork
• ✗ Fi.CI.IGT: failure for series starting with [v15,1/9] gpu/drm/i915: Update indentation for VRR registers and bits   Patchwork
• ✗ Fi.CI.IGT: failure for Implement CMRR Support (rev18)   Patchwork
• ✓ Fi.CI.BAT: success for Revert "e1000e: move force SMBUS near the end of enable_ulp function" (rev2)   Patchwork
• ✗ Fi.CI.IGT: failure for Revert "e1000e: move force SMBUS near the end of enable_ulp function" (rev2)   Patchwork
• [CI 00/11] Xe + TTM bo shrinker   Thomas Hellström
• [CI 01/11] drm/ttm: Allow TTM LRU list nodes of different types   Thomas Hellström
• [CI 02/11] drm/ttm: Slightly clean up LRU list iteration   Thomas Hellström
• [CI 03/11] drm/ttm: Use LRU hitches   Thomas Hellström
• [CI 04/11] drm/ttm, drm/amdgpu, drm/xe: Consider hitch moves within bulk sublist moves   Thomas Hellström
• [CI 05/11] drm/ttm: Provide a generic LRU walker helper   Thomas Hellström
• [CI 06/11] drm/ttm: Use the LRU walker helper for swapping   Thomas Hellström
• [CI 07/11] drm/ttm: Use the LRU walker for eviction   Thomas Hellström
• [CI 08/11] drm/ttm: Add a virtual base class for graphics memory backup   Thomas Hellström
• [CI 09/11] drm/ttm/pool: Provide a helper to shrink pages   Thomas Hellström
• [CI 10/11] drm/ttm: Use fault-injection to test error paths   Thomas Hellström
• [CI 11/11] drm/ttm, drm/xe: Add a shrinker for xe bos   Thomas Hellström
• ✗ Fi.CI.BAT: failure for Xe + TTM bo shrinker   Patchwork
• [PATCH 0/4] Add HDMI PLL Algorithm for SNPS/C10PHY   Ankit Nautiyal
• [PATCH 1/4] drm/i915/display: Add support for SNPS PHY HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 2/4] drm/i915/snps_phy: Use HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 3/4] drm/i915/cx0_phy_regs: Add C10 registers bits   Ankit Nautiyal
• [PATCH 4/4] drm/i915/pll_algorithm: Compute C10 HDMI PLLs with algorithm   Ankit Nautiyal
• ✓ Fi.CI.BAT: success for Add HDMI PLL Algorithm for SNPS/C10PHY (rev2)   Patchwork
• ✗ Fi.CI.IGT: failure for Add HDMI PLL Algorithm for SNPS/C10PHY (rev2)   Patchwork
• [PATCH] e1000e: fix force smbus   Chaitanya Kumar Borah
• ✓ Fi.CI.BAT: success for e1000e: fix force smbus   Patchwork
• ✗ Fi.CI.IGT: failure for e1000e: fix force smbus   Patchwork
• [PATCH 0/4] Add HDMI PLL Algorithm for SNPS/C10PHY   Ankit Nautiyal
• [PATCH 1/4] drm/i915/display: Add support for SNPS PHY HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 2/4] drm/i915/snps_phy: Use HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 3/4] drm/i915/cx0_phy_regs: Add C10 registers bits   Ankit Nautiyal
• [PATCH 4/4] drm/i915/pll_algorithm: Compute C10 HDMI PLLs with algorithm   Ankit Nautiyal
• ✓ Fi.CI.BAT: success for Add HDMI PLL Algorithm for SNPS/C10PHY (rev3)   Patchwork
• [PATCH] drm/i915/display: Send vrr vsync params whne vrr is enabled   Mitul Golani
• ✗ Fi.CI.IGT: failure for Add HDMI PLL Algorithm for SNPS/C10PHY (rev3)   Patchwork
• ✓ Fi.CI.BAT: success for drm/i915/display: Send vrr vsync params whne vrr is enabled   Patchwork
• ✓ Fi.CI.IGT: success for drm/i915/display: Send vrr vsync params whne vrr is enabled   Patchwork
• [PATCH] drm/i915/display: Fix divisions for 32b builds   Mitul Golani
• [PATCH] drm/i915/display: Update vtotal math to address 32b build   Mitul Golani
• ✗ Fi.CI.BAT: failure for drm/i915/display: Fix divisions for 32b builds   Patchwork
• ✓ Fi.CI.BAT: success for drm/i915/display: Update vtotal math to address 32b build   Patchwork
• ✓ Fi.CI.IGT: success for drm/i915/display: Update vtotal math to address 32b build   Patchwork
• [PATCH 0/3] CMRR patch fixes   Mitul Golani
• [PATCH 1/3] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Mitul Golani
• [PATCH 2/3] drm/i915/display: Send vrr vsync params whne vrr is enabled   Mitul Golani
• [PATCH 3/3] drm/i915/display: Update calculation to avoid any overflow   Mitul Golani
• drm/i915/display: Update vtotal math to address 32b build   Mitul Golani
• [PATCH 0/3] CMRR patch fixes   Mitul Golani
• [PATCH 1/3] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Mitul Golani
• [PATCH 2/3] drm/i915/display: Send vrr vsync params whne vrr is enabled   Mitul Golani
• [PATCH 3/3] drm/i915/display: Update calculation to avoid any overflow   Mitul Golani
• ✓ Fi.CI.BAT: success for drm/i915/display: Update vtotal math to address 32b build (rev2)   Patchwork
• ✓ Fi.CI.BAT: success for CMRR patch fixes   Patchwork
• drm/i915/display: Update vtotal math to address 32b build   Kandpal, Suraj
• ✗ Fi.CI.IGT: failure for drm/i915/display: Update vtotal math to address 32b build (rev2)   Patchwork
• ✗ Fi.CI.IGT: failure for CMRR patch fixes   Patchwork
• [PATCH] drm/i915/display: Update calculation to avoid overflow   Mitul Golani
• [PATCH v2 0/2] CMRR patch fixes   Mitul Golani
• [PATCH v2 1/2] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Mitul Golani
• [PATCH v2 2/2] drm/i915/display: Update calculation to avoid overflow   Mitul Golani
• [PATCH 00/10] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 01/10] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Ankit Nautiyal
• [PATCH 02/10] drm/i915/display: Update calculation to avoid overflow   Ankit Nautiyal
• [PATCH 03/10] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 04/10] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 05/10] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 06/10] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 07/10] drm/i915/vrr: Avoid sending PUSH when VRR TG is used with Fixed refresh rate   Ankit Nautiyal
• [PATCH 08/10] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 09/10] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 10/10] drm/i915/vrr/xe2lpd: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• ✗ Fi.CI.BUILD: failure for Move towards using VRR timing generator for VRR (rev6)   Patchwork
• ✓ Fi.CI.BAT: success for CMRR patch fixes (rev2)   Patchwork
• [PATCH 00/10] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 01/10] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Ankit Nautiyal
• [PATCH 02/10] drm/i915/display: Update calculation to avoid overflow   Ankit Nautiyal
• [PATCH 03/10] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 04/10] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 05/10] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 06/10] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 07/10] drm/i915/vrr: Avoid sending PUSH when VRR TG is used with Fixed refresh rate   Ankit Nautiyal
• [PATCH 08/10] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 09/10] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 10/10] drm/i915/vrr/xe2lpd: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• [PATCH v4 00/12] TTM shrinker helpers and xe buffer object shrinker   Thomas Hellström
• [PATCH v4 01/12] drm/ttm: Allow TTM LRU list nodes of different types   Thomas Hellström
• [PATCH v4 02/12] drm/ttm: Slightly clean up LRU list iteration   Thomas Hellström
• [PATCH v4 03/12] drm/ttm: Use LRU hitches   Thomas Hellström
• [PATCH v4 04/12] drm/ttm, drm/amdgpu, drm/xe: Consider hitch moves within bulk sublist moves   Thomas Hellström
• [PATCH v4 05/12] drm/ttm: Provide a generic LRU walker helper   Thomas Hellström
• [PATCH v4 06/12] drm/ttm: Use the LRU walker helper for swapping   Thomas Hellström
• [PATCH v4 07/12] drm/ttm: Use the LRU walker for eviction   Thomas Hellström
• [PATCH v4 08/12] drm/ttm: Add a virtual base class for graphics memory backup   Thomas Hellström
• [PATCH v4 09/12] drm/ttm/pool: Provide a helper to shrink pages   Thomas Hellström
• [PATCH v4 10/12] drm/ttm: Use fault-injection to test error paths   Thomas Hellström
• [PATCH v4 11/12] drm/ttm, drm/xe: Add a shrinker for xe bos   Thomas Hellström
• [PATCH v4 12/12] drm/xe: Increase the XE_PL_TT watermark   Thomas Hellström
• ✓ Fi.CI.BAT: success for Move towards using VRR timing generator for VRR (rev7)   Patchwork
• ✗ Fi.CI.BAT: failure for TTM shrinker helpers and xe buffer object shrinker (rev2)   Patchwork
• ✓ Fi.CI.BAT: success for TTM shrinker helpers and xe buffer object shrinker (rev3)   Patchwork
• ✓ Fi.CI.IGT: success for CMRR patch fixes (rev2)   Patchwork
• ✗ Fi.CI.IGT: failure for Move towards using VRR timing generator for VRR (rev7)   Patchwork
• ✗ Fi.CI.IGT: failure for TTM shrinker helpers and xe buffer object shrinker (rev3)   Patchwork
• [PATCH] drm/i915/display: Skip PLL state verification in case of unexpected HDP's   Mika Kahola
• ✗ Fi.CI.BAT: failure for drm/i915/display: Skip PLL state verification in case of unexpected HDP's   Patchwork
• [PATCH 00/10] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 01/10] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Ankit Nautiyal
• [PATCH 02/10] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 03/10] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 04/10] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 05/10] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 06/10] drm/i915/vrr: Avoid sending PUSH when VRR TG is used with Fixed refresh rate   Ankit Nautiyal
• [PATCH 07/10] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 08/10] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 09/10] drm/i915/vrr/xe2lpd: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• [PATCH 10/10] drm/i915/vrr: Add support for fixed_rr from MTL   Ankit Nautiyal
• ✗ Fi.CI.BAT: failure for Move towards using VRR timing generator for VRR (rev8)   Patchwork
• [PATCH 0/8] Add support for 3 VDSC engines 12 slices   Ankit Nautiyal
• [PATCH 1/8] drm/i915/display: Prepare for dsc 3 stream splitter   Ankit Nautiyal
• [PATCH 2/8] drm/i915/vdsc: Use VDSC0/VDSC1 for LEFT/RIGHT VDSC engine   Ankit Nautiyal
• [PATCH 3/8] drm/i915/vdsc: Add register bits for VDSC2 engine   Ankit Nautiyal
• [PATCH 4/8] drm/i915/vdsc: Add support for read/write PPS for DSC3   Ankit Nautiyal
• [PATCH 5/8] drm/i915/dp: Add check for hdisplay divisible by slice count   Ankit Nautiyal
• [PATCH 6/8] drm/i915/display: Add DSC pixel replication   Ankit Nautiyal
• [PATCH 7/8] drm/i915/dp: Compute pixel replication count for DSC 12 slices case   Ankit Nautiyal
• [PATCH 8/8] drm/i915/dsc: Add support for DSC 12 slices and account for Odd pixel removal   Ankit Nautiyal
• [PATCH 00/10] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 01/10] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Ankit Nautiyal
• [PATCH 02/10] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 03/10] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 04/10] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 05/10] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 06/10] drm/i915/vrr: Avoid sending PUSH when VRR TG is used with Fixed refresh rate   Ankit Nautiyal
• [PATCH 07/10] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 08/10] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 09/10] drm/i915/vrr/xe2lpd: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• [PATCH 10/10] drm/i915/vrr: Add support for fixed_rr from MTL   Ankit Nautiyal
• ✓ Fi.CI.BAT: success for Add support for 3 VDSC engines 12 slices   Patchwork
• ✗ Fi.CI.BAT: failure for Move towards using VRR timing generator for VRR (rev9)   Patchwork
• [PATCH v5 00/12] TTM shrinker helpers and xe buffer object shrinker   Thomas Hellström
• [PATCH v5 01/12] drm/ttm: Allow TTM LRU list nodes of different types   Thomas Hellström
• [PATCH v5 02/12] drm/ttm: Slightly clean up LRU list iteration   Thomas Hellström
• [PATCH v5 03/12] drm/ttm: Use LRU hitches   Thomas Hellström
• [PATCH v5 04/12] drm/ttm, drm/amdgpu, drm/xe: Consider hitch moves within bulk sublist moves   Thomas Hellström
• [PATCH v5 05/12] drm/ttm: Provide a generic LRU walker helper   Thomas Hellström
• [PATCH v5 06/12] drm/ttm: Use the LRU walker helper for swapping   Thomas Hellström
• [PATCH v5 07/12] drm/ttm: Use the LRU walker for eviction   Thomas Hellström
• [PATCH v5 08/12] drm/ttm: Add a virtual base class for graphics memory backup   Thomas Hellström
• [PATCH v5 09/12] drm/ttm/pool: Provide a helper to shrink pages   Thomas Hellström
• [PATCH v5 10/12] drm/ttm: Use fault-injection to test error paths   Thomas Hellström
• [PATCH v5 11/12] drm/ttm, drm/xe: Add a shrinker for xe bos   Thomas Hellström
• [PATCH v5 12/12] drm/xe: Increase the XE_PL_TT watermark   Thomas Hellström
• ✓ Fi.CI.BAT: success for drm/i915/display: Skip PLL state verification in case of unexpected HDP's (rev2)   Patchwork
• ✓ Fi.CI.BAT: success for TTM shrinker helpers and xe buffer object shrinker (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for Add support for 3 VDSC engines 12 slices   Patchwork
• ✗ Fi.CI.IGT: failure for drm/i915/display: Skip PLL state verification in case of unexpected HDP's (rev2)   Patchwork
• ✗ Fi.CI.IGT: failure for TTM shrinker helpers and xe buffer object shrinker (rev4)   Patchwork
• [PATCH 02/10] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Golani, Mitulkumar Ajitkumar
• [PATCH v5 05/12] drm/ttm: Provide a generic LRU walker helper   Matthew Brost
• [PATCH v5 04/12] drm/ttm, drm/amdgpu, drm/xe: Consider hitch moves within bulk sublist moves   Matthew Brost
• [PATCH 00/12] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 01/12] drm/dp: Describe target_rr_divider in struct drm_dp_as_sdp   Ankit Nautiyal
• [PATCH 02/12] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 03/12] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 04/12] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 05/12] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 06/12] drm/i915/vrr: Avoid sending PUSH when VRR TG is used with Fixed refresh rate   Ankit Nautiyal
• [PATCH 07/12] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 08/12] drm/i915/vrr: Handle joiner with vrr   Ankit Nautiyal
• [PATCH 09/12] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 10/12] drm/i915/vrr/xe2lpd: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• [PATCH 11/12] drm/i915/vrr: Add support for fixed_rr from MTL   Ankit Nautiyal
• [PATCH 12/12] drm/i915/psr: Allow PSR for fixed refrsh rate with VRR TG   Ankit Nautiyal
• ✗ Fi.CI.BAT: failure for Move towards using VRR timing generator for VRR (rev10)   Patchwork
• [PATCH] drm/display: Call panel_fitting function from pipe_config   Nemesa Garg
• ✗ Fi.CI.BAT: failure for drm/display: Call panel_fitting function from pipe_config   Patchwork
• [PATCH] drm/i915/rc6: Disable render power gating   Badal Nilawar
• [PATCH] drm/i915/rc6: Disable render power gating   Badal Nilawar
• [PATCH] drm/display: Call panel_fitting function from pipe_config   Nemesa Garg
• [PATCH] drm/i915/rc6: Disable render power gating   Badal Nilawar
• ✗ Fi.CI.BAT: failure for drm/display: Call panel_fitting function from pipe_config (rev2)   Patchwork
• ✗ Fi.CI.BAT: failure for drm/i915/rc6: Disable render power gating   Patchwork
• ✓ Fi.CI.BAT: success for drm/i915/rc6: Disable render power gating (rev3)   Patchwork
• ✗ Fi.CI.IGT: failure for drm/i915/rc6: Disable render power gating (rev3)   Patchwork
• [i-g-t 1/3] tests/kms_vrr: Skip low RR mode check for seamless-virtual subtest   Bhanuprakash Modem
• [i-g-t 2/3] tests/kms_vrr: Fix hardcoded step size   Bhanuprakash Modem
• [i-g-t 3/3] tests/kms_vrr: Fix virtual mode creation   Bhanuprakash Modem
• [PATCH] drm/display: Call panel_fitting function from pipe_config   Nemesa Garg
• ✗ Fi.CI.BAT: failure for series starting with [1/3] tests/kms_vrr: Skip low RR mode check for seamless-virtual subtest   Patchwork
• [i-g-t] tests/kms_vrr: Tweak virtual modes   Bhanuprakash Modem
• ✓ Fi.CI.BAT: success for drm/display: Call panel_fitting function from pipe_config (rev3)   Patchwork
• ✗ Fi.CI.BAT: failure for tests/kms_vrr: Tweak virtual modes   Patchwork
• ✗ Fi.CI.IGT: failure for drm/display: Call panel_fitting function from pipe_config (rev3)   Patchwork
• [PATCH 0/5] Add HDMI PLL Algorithm for SNPS/C10PHY   Ankit Nautiyal
• [PATCH 1/5] drm/i915/display: Add support for SNPS PHY HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 2/5] drm/i915/snps_phy: Use HDMI PLL algorithm for DG2   Ankit Nautiyal
• [PATCH 3/5] drm/i915/cx0_phy_regs: Add C10 registers bits   Ankit Nautiyal
• [PATCH 4/5] drm/i915/pll_algorithm: Compute C10 HDMI PLLs with algorithm   Ankit Nautiyal
• [PATCH 5/5] drm/xe: Add intel_pll_algorithm in Makefile   Ankit Nautiyal
• ✓ Fi.CI.BAT: success for Add HDMI PLL Algorithm for SNPS/C10PHY (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for Add HDMI PLL Algorithm for SNPS/C10PHY (rev4)   Patchwork
• [PATCH] drm/display: Call panel_fitting function from pipe_config   Nemesa Garg
• [PATCH i-g-t 0/2] PSR testing improvement by checking sink status   Jouni Högander
• [PATCH i-g-t 1/2] lib/igt_psr: Add mechanism to check sink status as well   Jouni Högander
• [PATCH i-g-t 2/2] tests/intel/kms_psr*: Add psr_sink_error_check to PSR tests   Jouni Högander
• ✗ Fi.CI.BAT: failure for PSR testing improvement by checking sink status   Patchwork
• ✓ Fi.CI.BAT: success for drm/display: Call panel_fitting function from pipe_config (rev4)   Patchwork
• [PATCH 0/8] Move towards using VRR timing generator for VRR   Ankit Nautiyal
• [PATCH 1/8] drm/i915/dp: fix the Adaptive sync Operation mode for SDP   Ankit Nautiyal
• [PATCH 2/8] drm/i915/display: Get VRR compute config before get_transcoder_timing   Ankit Nautiyal
• [PATCH 3/8] drm/i915/display: Add member fixed_rr to denote Fixed refresh rate with VRRTG   Ankit Nautiyal
• [PATCH 4/8] drm/i915/dp: Set FAVT mode in DP SDP with fixed refresh rate   Ankit Nautiyal
• [PATCH 5/8] drm/i915/vrr: Compute vrr vsync if platforms support it   Ankit Nautiyal
• [PATCH 6/8] drm/i915/hdmi: Use VRR Timing generator for HDMI   Ankit Nautiyal
• [PATCH 7/8] drm/i915/vrr: Use VRR timing generator whenever panel supports VRR   Ankit Nautiyal
• [PATCH 8/8] drm/i915/psr: Allow PSR for fixed refrsh rate with VRR TG   Ankit Nautiyal
• ✗ Fi.CI.BAT: failure for Move towards using VRR timing generator for VRR (rev11)   Patchwork
• [PATCH] drm/display: Call panel_fitting function from pipe_config   Nemesa Garg
• ✓ Fi.CI.BAT: success for drm/i915/rc6: Disable render power gating (rev4)   Patchwork
• ✓ Fi.CI.BAT: success for drm/display: Call panel_fitting function from pipe_config (rev5)   Patchwork
• ✗ Fi.CI.IGT: failure for drm/display: Call panel_fitting function from pipe_config (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for drm/i915/rc6: Disable render power gating (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for drm/display: Call panel_fitting function from pipe_config (rev5)   Patchwork
• [PATCH i-g-t 0/2] PSR testing improvement by checking sink status   Jouni Högander
• [PATCH i-g-t 1/2] lib/igt_psr: Add mechanism to check sink status as well   Jouni Högander
• [PATCH i-g-t 2/2] tests/intel/kms_psr*: Add psr_sink_error_check to PSR tests   Jouni Högander
• ✓ Fi.CI.BAT: success for PSR testing improvement by checking sink status (rev2)   Patchwork
• [PATCH] drm/i915/panelreplay: Panel replay workaround with VRR   Animesh Manna
• ✗ Fi.CI.IGT: failure for PSR testing improvement by checking sink status (rev2)   Patchwork
• [PATCH i-g-t 0/3] PSR testing improvement by checking sink status   Jouni Högander
• [PATCH i-g-t 1/3] lib/igt_psr: Add mechanism to check sink status as well   Jouni Högander
• [PATCH i-g-t 2/3] tests/intel/kms_psr*: Add psr_sink_error_check to PSR tests   Jouni Högander
• [PATCH i-g-t 3/3] tests/intel/kms_dirtyfb: Check features after rendering   Jouni Högander
• ✗ Fi.CI.BAT: failure for PSR testing improvement by checking sink status (rev3)   Patchwork
• ✗ Fi.CI.BAT: failure for drm/i915/panelreplay: Panel replay workaround with VRR   Patchwork
• ✓ Fi.CI.BAT: success for PSR testing improvement by checking sink status (rev4)   Patchwork
• ✗ Fi.CI.IGT: failure for PSR testing improvement by checking sink status (rev4)   Patchwork

Last message date: Sun Jun 30 21:37:14 UTC 2024
Archived on: Sun Jun 30 21:37:15 UTC 2024

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...