September 2019 Archives by author

• Messages sorted by: [ thread ] [ subject ] [ date ]
• More info on this list...

Starting: Sun Sep 1 05:18:24 UTC 2019
Ending: Mon Sep 30 23:50:59 UTC 2019
Messages: 3218

• [Intel-gfx] [v8, 2/4] drm/panel: set display info in panel attach   dbasehore .
• [Intel-gfx] [PATCH v3 00/37] Introduce memory region concept (including device local memory)   Dave Airlie
• [Intel-gfx] [PATCH 01/21] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Matthew Auld
• [Intel-gfx] [PATCH 02/21] drm/i915: Report aliasing ppgtt size as ggtt size   Matthew Auld
• [Intel-gfx] [PATCH] drm/i915/buddy: add missing call to i915_global_register   Matthew Auld
• [Intel-gfx] [PATCH 1/3] drm/i915: export color_differs   Matthew Auld
• [Intel-gfx] [PATCH 2/3] drm/i915: s/i915_gtt_color_adjust/i915_ggtt_color_adjust   Matthew Auld
• [Intel-gfx] [PATCH 3/3] drm/i915: cleanup cache-coloring   Matthew Auld
• [Intel-gfx] [PATCH] drm/i915: include GTT page-size info in error state   Matthew Auld
• [Intel-gfx] [PATCH 1/6] drm/i915/selftests: Take runtime wakeref for igt_ggtt_lowlevel   Matthew Auld
• [Intel-gfx] [PATCH] drm/i915/selftests: Tighten the timeout testing for partial mmaps   Matthew Auld
• [Intel-gfx] [PATCH 08/21] drm/i915: Make shrink/unshrink be atomic   Matthew Auld
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable rc6 for debugging   Matthew Auld
• [Intel-gfx] [PATCH 10/21] drm/i915: Make i915_vma.flags atomic_t for mutex reduction   Matthew Auld
• [Intel-gfx] [PATCH 11/21] drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use   Matthew Auld
• [Intel-gfx] [igt-dev] [PATCH i-g-t 1/4] i915/gem_exec_balancer: Beware the migratory fence   Matthew Auld
• [Intel-gfx] [PATCH] drm/i915: Mark contents as dirty on a write fault   Matthew Auld
• [Intel-gfx] [PATCH 00/22] LMEM basics   Matthew Auld
• [Intel-gfx] [PATCH 01/22] drm/i915: check for kernel_context   Matthew Auld
• [Intel-gfx] [PATCH 02/22] drm/i915: simplify i915_gem_init_early   Matthew Auld
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Matthew Auld
• [Intel-gfx] [PATCH 04/22] drm/i915/region: support continuous allocations   Matthew Auld
• [Intel-gfx] [PATCH 05/22] drm/i915/region: support volatile objects   Matthew Auld
• [Intel-gfx] [PATCH 06/22] drm/i915: Add memory region information to device_info   Matthew Auld
• [Intel-gfx] [PATCH 07/22] drm/i915: support creating LMEM objects   Matthew Auld
• [Intel-gfx] [PATCH 08/22] drm/i915: setup io-mapping for LMEM   Matthew Auld
• [Intel-gfx] [PATCH 09/22] drm/i915/lmem: support kernel mapping   Matthew Auld
• [Intel-gfx] [PATCH 10/22] drm/i915/selftests: add write-dword test for LMEM   Matthew Auld
• [Intel-gfx] [PATCH 11/22] drm/i915/selftest: extend coverage to include LMEM huge-pages   Matthew Auld
• [Intel-gfx] [PATCH 12/22] drm/i915: enumerate and init each supported region   Matthew Auld
• [Intel-gfx] [PATCH 13/22] drm/i915: treat shmem as a region   Matthew Auld
• [Intel-gfx] [PATCH 14/22] drm/i915: treat stolen as a region   Matthew Auld
• [Intel-gfx] [PATCH 15/22] drm/i915: define HAS_MAPPABLE_APERTURE   Matthew Auld
• [Intel-gfx] [PATCH 16/22] drm/i915: do not map aperture if it is not available.   Matthew Auld
• [Intel-gfx] [PATCH 17/22] drm/i915: set num_fence_regs to 0 if there is no aperture   Matthew Auld
• [Intel-gfx] [PATCH 18/22] drm/i915/selftests: check for missing aperture   Matthew Auld
• [Intel-gfx] [PATCH 19/22] drm/i915: error capture with no ggtt slot   Matthew Auld
• [Intel-gfx] [PATCH 20/22] drm/i915: Don't try to place HWS in non-existing mappable region   Matthew Auld
• [Intel-gfx] [PATCH 21/22] drm/i915: check for missing aperture in GTT pread/pwrite paths   Matthew Auld
• [Intel-gfx] [PATCH 22/22] HAX drm/i915: add the fake lmem region   Matthew Auld
• [Intel-gfx] [PATCH 10/22] drm/i915/selftests: add write-dword test for LMEM   Matthew Auld
• [Intel-gfx] [PATCH v1] drm/i915: Add TigerLake bandwidth checking   James Ausmus
• [Intel-gfx] [PATCH v3] drm/i915: Add TigerLake bandwidth checking   James Ausmus
• [Intel-gfx] [PATCH] drm/i915/tgl: Add memory type decoding for bandwidth checking   James Ausmus
• [Intel-gfx] [v2][PATCH] drm/i915: Add Pipe D cursor ctrl register for Gen12   James Ausmus
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Add memory type decoding for bandwidth checking   James Ausmus
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Add memory type decoding for bandwidth checking   James Ausmus
• [Intel-gfx] Add support for TGL in SAGV code paths   James Ausmus
• [Intel-gfx] [PATCH 1/3] drm/i915: Extract SAGV block time function   James Ausmus
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: Read SAGV block time from PCODE   James Ausmus
• [Intel-gfx] [PATCH 3/3] drm/i915/tgl: Remove single pipe restriction from SAGV   James Ausmus
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Add memory type decoding for bandwidth checking   James Ausmus
• [Intel-gfx] [PATCH 3/3] drm/i915/tgl: Remove single pipe restriction from SAGV   James Ausmus
• [Intel-gfx] [PATCH v2 1/2] drm/i915: Move SAGV block time to dev_priv   James Ausmus
• [Intel-gfx] [PATCH v2 2/2] drm/i915/tgl: Read SAGV block time from PCODE   James Ausmus
• [Intel-gfx] [CI v2 1/2] drm/i915: Move SAGV block time to dev_priv   James Ausmus
• [Intel-gfx] [PATCH v2 2/2] drm/i915/tgl: Read SAGV block time from PCODE   James Ausmus
• [Intel-gfx] [PATCH AUTOSEL 5.2 13/23] drm/i915/userptr: Acquire the page lock around set_page_dirty()   Thomas Backlund
• [Intel-gfx] [RFC PATCH] iommu/vt-d: Fix IOMMU field not populated on device hot re-plug   Lu Baolu
• [Intel-gfx] [PATCH 5/6] iommu/intel: Declare Broadwell igfx dmar support snafu   Lu Baolu
• [Intel-gfx] [PATCH v8 0/4] Panel rotation patches   Derek Basehore
• [Intel-gfx] [PATCH v8 1/4] drm/panel: Add helper for reading DT rotation   Derek Basehore
• [Intel-gfx] [PATCH v8 2/4] drm/panel: set display info in panel attach   Derek Basehore
• [Intel-gfx] [PATCH v8 3/4] drm/connector: Split out orientation quirk detection   Derek Basehore
• [Intel-gfx] [PATCH v8 4/4] drm/mtk: add panel orientation property   Derek Basehore
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Bloomfield, Jon
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Bloomfield, Jon
• [Intel-gfx] i915 firmware updates (CMl- GuC,HuC; TGL-DMC,ICL-DMC, HuC Updates-SKL,BXT,KBL,GLK,ICL)   Josh Boyer
• [Intel-gfx] [PATCH v2] drm/i915/guc: Enable guc logging on guc log relay write   Matthew Brost
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Matthew Brost
• [Intel-gfx] [RFC 1/2] drm/i915: Indicate integer up-scaling ratios   Ramalingam C
• [Intel-gfx] [RFC 2/2] drm/i915: Pick nearest-neighbor mode for integer scaling ratios   Ramalingam C
• [Intel-gfx] [PATCH v7 04/11] drm: revocation check at drm subsystem   Ramalingam C
• [Intel-gfx] [PATCH] drm/i915: Create dumb buffer from LMEM   Ramalingam C
• [Intel-gfx] [PATCH v2] drm/i915: Create dumb buffer from LMEM   Ramalingam C
• [Intel-gfx] [PATCH] drm/i915: Create dumb buffer from LMEM   Ramalingam C
• [Intel-gfx] [igt-dev] [PATCH] test/kms_content_protection: Use generic debugfs name for HDCP caps   Ramalingam C
• [Intel-gfx] [PATCH 1/3] drm/i915: Create dumb buffer from LMEM   Ramalingam C
• [Intel-gfx] [PATCH 2/3] drm/i915: Allowed memory region for GEM obj   Ramalingam C
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Ramalingam C
• [Intel-gfx] [PATCH 1/3] drm/i915: Create dumb buffer from LMEM   Ramalingam C
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Ramalingam C
• [Intel-gfx] [PATCH v2 2/3] drm/i915: Allowed memory region for GEM obj   Ramalingam C
• [Intel-gfx] [PATCH v2 3/3] drm/i915: FB backing gem obj should reside in LMEM   Ramalingam C
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Ramalingam C
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Ramalingam C
• [Intel-gfx] [PATCH -next] treewide: remove unused argument in lock_release()   Qian Cai
• [Intel-gfx] [PATCH -next] treewide: remove unused argument in lock_release()   Qian Cai
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for treewide: remove unused argument in lock_release()   Qian Cai
• [Intel-gfx] [PATCH v12 11/11] drm/i915: add support for perf configuration queries   Dan Carpenter
• [Intel-gfx] drivers/gpu/drm/i915/display/intel_display.c:3934 skl_plane_stride() error: testing array offset 'color_plane' after use.   Dan Carpenter
• [Intel-gfx] [v8, 2/4] drm/panel: set display info in panel attach   james qian wang (Arm Technology China)
• [Intel-gfx] [PATCH 1/3] drm/atomic: Take the atomic toys away from X   Rob Clark
• [Intel-gfx] [PATCH 6/9] drm/msm: use drm_debug_enabled() to check for debug categories   Rob Clark
• [Intel-gfx] [PATCH -next] treewide: remove unused argument in lock_release()   Will Deacon
• [Intel-gfx] [PATCH -next] treewide: remove unused argument in lock_release()   Will Deacon
• [Intel-gfx] [PATCH v7 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v7 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Imre Deak
• [Intel-gfx] [PATCH v7 5/7] drm/i915/tgl: DC3CO PSR2 helper   Imre Deak
• [Intel-gfx] [PATCH v7 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Imre Deak
• [Intel-gfx] [PATCH v7 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v7 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Imre Deak
• [Intel-gfx] [PATCH v2 01/13] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Imre Deak
• [Intel-gfx] [PATCH v2 10/13] drm/i915/tgl: Check the UC health of tc controllers after power on   Imre Deak
• [Intel-gfx] [PATCH v2 01/13] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Imre Deak
• [Intel-gfx] [PATCH v2 10/13] drm/i915/tgl: Check the UC health of tc controllers after power on   Imre Deak
• [Intel-gfx] [PATCH v8 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Imre Deak
• [Intel-gfx] [PATCH v8 5/7] drm/i915/tgl: DC3CO PSR2 helper   Imre Deak
• [Intel-gfx] [PATCH v8 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Imre Deak
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   Imre Deak
• [Intel-gfx] [PATCH v3 1/9] drm/i915/tgl: Add initial dkl pll support   Imre Deak
• [Intel-gfx] [PATCH v3 7/9] drm/i915/tgl: Fix dkl link training   Imre Deak
• [Intel-gfx] [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Imre Deak
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   Imre Deak
• [Intel-gfx] [PATCH v3 7/9] drm/i915/tgl: Fix dkl link training   Imre Deak
• [Intel-gfx] [PATCH v4 1/4] drm/i915/tc: Update DP_MODE programming   Imre Deak
• [Intel-gfx] [PATCH v4 3/4] drm/i915/tgl: Fix dkl link training   Imre Deak
• [Intel-gfx] [PATCH v4 2/4] drm/i915/tgl: Add dkl phy programming sequences   Imre Deak
• [Intel-gfx] [PATCH v4 1/4] drm/i915/tc: Update DP_MODE programming   Imre Deak
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Imre Deak
• [Intel-gfx] [PATCH v9 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline   Imre Deak
• [Intel-gfx] [PATCH v9 5/7] drm/i915/tgl: DC3CO PSR2 helper   Imre Deak
• [Intel-gfx] [PATCH v9 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Imre Deak
• [Intel-gfx] [PATCH v9 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Imre Deak
• [Intel-gfx] [PATCH v9 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Imre Deak
• [Intel-gfx] [PATCH 1/2] drm/edid: Don't look for CEA data blocks in CEA ext block rev < 3   Jean Delvare
• [Intel-gfx] [PATCH 2/2] drm/edid: Have cea_db_offsets() zero start/end when the data block collection isn't found   Jean Delvare
• [Intel-gfx] [PATCH 2/2] drm/edid: Have cea_db_offsets() zero start/end when the data block collection isn't found   Jean Delvare
• [Intel-gfx] [PATCH v2 8/9] drm/amdgpu: use drm_debug_enabled() to check for debug categories   Alex Deucher
• [Intel-gfx] [PATCH v2 1/9] drm/print: move drm_debug variable to drm_print.[ch]   Alex Deucher
• [Intel-gfx] [PATCH v2 2/9] drm/print: add drm_debug_enabled()   Alex Deucher
• [Intel-gfx] [PATCH v2 9/9] drm/print: rename drm_debug to __drm_debug to discourage use   Alex Deucher
• [Intel-gfx] [PATCH v7 04/11] drm: revocation check at drm subsystem   Deucher, Alexander
• [Intel-gfx] Power Management   Robert Dinse
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Ashutosh Dixit
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Ashutosh Dixit
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Ashutosh Dixit
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Alexey Dobriyan
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Alexey Dobriyan
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Alexey Dobriyan
• [Intel-gfx] [PATCH 1/2] drm/kms: Duct-tape for mode object lifetime checks   Michel Dänzer
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Eric Engestrom
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Eric Engestrom
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Eric Engestrom
• [Intel-gfx] [PATCH v2 0/9] drm/print: add and use drm_debug_enabled()   Eric Engestrom
• [Intel-gfx] [PATCH] drm: Add high-precision time to vblank trace event   Heinrich Fink
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Heinrich Fink
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Heinrich Fink
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Heinrich Fink
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Heinrich Fink
• [Intel-gfx] [RFC] drm/i915/guc: Enable guc logging on guc log relay write   Fosha, Robert M
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/guc: Enable guc logging on guc log relay write   Fosha, Robert M
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/guc: Update H2G enable logging action definition   Fosha, Robert M
• [Intel-gfx] [RFC] drm/i915/guc: Enable guc logging on guc log relay write   Robert M. Fosha
• [Intel-gfx] [RFC v2] drm/i915/guc: Enable guc logging on guc log relay write   Robert M. Fosha
• [Intel-gfx] [PATCH v2] drm/i915/guc: Enable guc logging on guc log relay write   Robert M. Fosha
• [Intel-gfx] [CI 1/2] drm/i915/guc: Enable guc logging on guc log relay write   Robert M. Fosha
• [Intel-gfx] [CI 2/2] HAX: force enable_guc=2   Robert M. Fosha
• [Intel-gfx] [PATCH] drm/i915/guc: Update H2G enable logging action definition   Robert M. Fosha
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Kenneth Graunke
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Kenneth Graunke
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Kenneth Graunke
• [Intel-gfx] [PATCH v6 0/7] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v6 1/7] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v6 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v6 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v6 4/7] drm/i915/tgl: Add helper function for DC3CO exitline.   Anshuman Gupta
• [Intel-gfx] [PATCH v6 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v6 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v6 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v7 0/7] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v7 1/7] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v7 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v7 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v7 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Anshuman Gupta
• [Intel-gfx] [PATCH v7 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v7 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v7 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v7 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v7 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v7 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v7 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v8 0/7] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v8 1/7] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v8 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v8 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Anshuman Gupta
• [Intel-gfx] [PATCH v8 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v8 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v8 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v8 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.y   Anshuman Gupta
• [Intel-gfx] [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.   Anshuman Gupta
• [Intel-gfx] [PATCH v9 0/7] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v9 1/7] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v9 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v9 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline   Anshuman Gupta
• [Intel-gfx] [PATCH v9 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v9 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v9 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH RESEND v9 0/7] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v9 1/7] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v9 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v9 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline   Anshuman Gupta
• [Intel-gfx] [PATCH v9 5/7] drm/i915/tgl: DC3CO PSR2 helper   Anshuman Gupta
• [Intel-gfx] [PATCH v9 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v9 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v9 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] [PATCH v10 0/6] DC3CO Support for TGL   Anshuman Gupta
• [Intel-gfx] [PATCH v10 1/6] drm/i915/tgl: Add DC3CO required register and bits   Anshuman Gupta
• [Intel-gfx] [PATCH v10 2/6] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Anshuman Gupta
• [Intel-gfx] [PATCH v10 3/6] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Anshuman Gupta
• [Intel-gfx] [PATCH v10 4/6] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline   Anshuman Gupta
• [Intel-gfx] [PATCH v10 5/6] drm/i915/tgl: Switch between dc3co and dc5 based on display idleness   Anshuman Gupta
• [Intel-gfx] [PATCH v10 6/6] drm/i915/tgl: Add DC3CO counter in i915_dmc_info   Anshuman Gupta
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Engine relative MMIO (rev7)   John Harrison
• [Intel-gfx] [PATCH] drm/i915: Allow gen11 to use over 32k long strides   Juha-Pekka Heikkila
• [Intel-gfx] [PATCH 15/19] drm/i915: Simplify skl_max_scale()   Juha-Pekka Heikkilä
• [Intel-gfx] status of the " CRTC background color" series   Jean-Jacques Hiblot
• [Intel-gfx] [PATCH 0/1] Fix i915_interrupt_info debugfs with display off on VLV   Arkadiusz Hiler
• [Intel-gfx] [PATCH 1/1] drm/i915: Get the correct wakeref for reading HOTPLUG_EN et al.   Arkadiusz Hiler
• [Intel-gfx] [PATCH 03/36] drm/i915: use bpp instead of cpp for drm_format_info   Sandy Huang
• [Intel-gfx] [RFC PATCH 1/2] mdev: device id support   Cornelia Huck
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Cornelia Huck
• [Intel-gfx] [PATCH 0/2] drm/i915: Engine relative MMIO   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 1/2] drm/i915: Engine relative MMIO   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 2/2] drm/i915: Engine relative MMIO for Gen12   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 0/2] drm/i915: Engine relative MMIO   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 1/2] drm/i915: Engine relative MMIO   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 2/2] drm/i915: Engine relative MMIO for Gen12   John.C.Harrison at Intel.com
• [Intel-gfx] [PATCH 04/21] drm/i915: Refresh the errno to vmf_fault translations   Abdiel Janulgue
• [Intel-gfx] [PATCH v2 4/9] drm/i2c/sil164: use drm_debug_enabled() to check for debug categories   Francisco Jerez
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Jordan Justen
• [Intel-gfx] [BACKPORT 4.14.y 1/8] drm/i915/fbdev: Actually configure untiled displays   Greg KH
• [Intel-gfx] [PATCH] Docs: fix incorrect use of kernel-doc format in structure description.   Anna Karas
• [Intel-gfx] [PATCH] drm/i915/perf: Fix use of kernel-doc format in structure members.   Anna Karas
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Anna Karas
• [Intel-gfx] [PATCH] drm/i915: Describe structure member in documentation   Anna Karas
• [Intel-gfx] [PATCH] drm/i915: Delete references to non-existing file   Anna Karas
• [Intel-gfx] [PATCH] drm/i915/perf: Fix use of kernel-doc format in structure members   Anna Karas
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Anna Karas
• [Intel-gfx] [PATCH] drm/i915: Update references to previously renamed files   Anna Karas
• [Intel-gfx] [PATCH] doc: Update references to previously renamed files   Anna Karas
• [Intel-gfx] [PATCH 3/3] drm/atomic: Rename crtc_state->pageflip_flags to async_flip   Kazlauskas, Nicholas
• [Intel-gfx] [PATCH] drm/i915/gvt: fix spelling mistake "resseting" -> "resetting"   Colin King
• [Intel-gfx] [PATCH 3/3] drm/atomic: Rename crtc_state->pageflip_flags to async_flip   Mario Kleiner
• [Intel-gfx] [PATCH] dma_resv: prime lockdep annotations   Koenig, Christian
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Koenig, Christian
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Koenig, Christian
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Koenig, Christian
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Koenig, Christian
• [Intel-gfx] [PATCH] drm/i915: Update references to previously renamed files   Koenig, Christian
• [Intel-gfx] [PATCH] doc: Update references to previously renamed files   Koenig, Christian
• [Intel-gfx] [PATCH v11 1/2] drm/i915: Introduce async plane update to i915   Helen Koike
• [Intel-gfx] [PATCH v11 2/2] drm/i915: update cursors asynchronously through atomic   Helen Koike
• [Intel-gfx] [PATCH trivial] gpu: Fix Kconfig indentation   Krzysztof Kozlowski
• [Intel-gfx] 5.3-rc3: Frozen graphics with kcompactd migrating i915 pages   Leho Kraav
• [Intel-gfx] [PATCH 1/2] linux/kernel.h: add yesno(), onoff(), enableddisabled(), plural() helpers   Greg Kroah-Hartman
• [Intel-gfx] [RFC PATCH] iommu/vt-d: Fix IOMMU field not populated on device hot re-plug   Janusz Krzysztofik
• [Intel-gfx] [RFC PATCH] iommu/vt-d: Fix IOMMU field not populated on device hot re-plug   Janusz Krzysztofik
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Janusz Krzysztofik
• [Intel-gfx] [PATCH] drm/i915/guc: Fix detection of GuC submission in use   Janusz Krzysztofik
• [Intel-gfx] [PATCH i-g-t] lib: Don't use full reset on simulated hardware   Janusz Krzysztofik
• [Intel-gfx] [PATCH] drm/i915/guc: Fix detection of GuC submission in use   Janusz Krzysztofik
• [Intel-gfx] [PATCH 2/3] drm/i915/uc: Disable GuC submission only if currently enabled   Janusz Krzysztofik
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Janusz Krzysztofik
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Janusz Krzysztofik
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Kulkarni, Vandita
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Kulkarni, Vandita
• [Intel-gfx] [PATCH] drm/i915/tgl: Add sysfs interface to control class-of-service   Kumar Valsan, Prathap
• [Intel-gfx] [PATCH] drm/i915/execlists: Ignore lost completion events   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915: Protect debugfs per_file_stats with RCU lock   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Register state context definition for Gen12   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/buddy: add missing call to i915_global_register   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915: Use engine relative LRIs on context setup   Mika Kuoppala
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Register state context definition for Gen12   Mika Kuoppala
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915: Use engine relative LRIs on context setup   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915: Use engine relative LRIs on context setup   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/execlists: Clear STOP_RING bit on reset   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/execlists: Clear STOP_RING bit on reset   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/execlists: Ignore lost completion events   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/ringbuffer: Flush writes before RING_TAIL update   Mika Kuoppala
• [Intel-gfx] [PATCH 3/6] drm/i915: Perform GGTT restore much earlier during resume   Mika Kuoppala
• [Intel-gfx] [PATCH 5/6] iommu/intel: Declare Broadwell igfx dmar support snafu   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Keep forcewake always for now   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable read-only support   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Mika Kuoppala
• [Intel-gfx] [PATCH 2/2] drm/i915/execlists: Ensure the context is reloaded after a GPU reset   Mika Kuoppala
• [Intel-gfx] [PATCH 1/4] drm/i915/tgl: Introduce gen12 forcewake ranges   Mika Kuoppala
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Mika Kuoppala
• [Intel-gfx] [PATCH 3/4] drm/i915/tgl: Re-enable rc6   Mika Kuoppala
• [Intel-gfx] [PATCH 4/4] drm/i915/tgl: Disable preemption while being debugged   Mika Kuoppala
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Mika Kuoppala
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Disable preemption while being debugged   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Limit ourselves to just rcs0   Mika Kuoppala
• [Intel-gfx] [PATCH v2] drm/i915: Don't mix srcu tag and negative error codes   Mika Kuoppala
• [Intel-gfx] [PATCH 1/3] drm/i915: Update Gen11 forcewake ranges   Mika Kuoppala
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Mika Kuoppala
• [Intel-gfx] [PATCH 3/3] drm/i915: Check that we do find forcewake domain on gen11+   Mika Kuoppala
• [Intel-gfx] [igt-dev] [PATCH i-g-t] 915/gem_exec_faulting_reloc: Uses the blitter; require the blitter   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Run forked mmap tests on tgl   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Replace forked-mmaped tests with a lighter variant   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Replace forked-mmaped tests with a lighter variant   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915: Only apply a rmw mmio update if the value changes   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915: Extend Haswell GT1 PSMI workaround to all   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise CS TLB invalidation   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise CS TLB invalidation   Mika Kuoppala
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Exercise CS TLB invalidation   Mika Kuoppala
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_ppgtt: Check for blitter support   Mika Kuoppala
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/execlists: Relax assertion for a pinned context image on reset   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_map_gtt: Escape from slow forked GTT access   Mika Kuoppala
• [Intel-gfx] [PATCH i-g-t] i915/gem_map_gtt: Escape from slow forked GTT access   Mika Kuoppala
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/tgl: Swap rps disable for rc6 disable   Mika Kuoppala
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise concurrent submission to all engines   Mika Kuoppala
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Mika Kuoppala
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Christian König
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Christian König
• [Intel-gfx] [PATCH] drm/i915: add plural() helper for logging plurals   Joonas Lahtinen
• [Intel-gfx] [PATCH] drm/i915/selftests: Remove unused __engines_name()   Joonas Lahtinen
• [Intel-gfx] [PATCH] drm/i915/tgl: Add sysfs interface to control class-of-service   Joonas Lahtinen
• [Intel-gfx] [PATCH v3 00/37] Introduce memory region concept (including device local memory)   Joonas Lahtinen
• [Intel-gfx] [PATCH 19/27] drm/i915: Replace hangcheck by heartbeats   Joonas Lahtinen
• [Intel-gfx] [PATCH] test/kms_content_protection: Use generic debugfs name for HDCP caps   Bhawanpreet Lakha
• [Intel-gfx] [igt-dev] [PATCH] test/kms_content_protection: Use generic debugfs name for HDCP caps   Lakha, Bhawanpreet
• [Intel-gfx] [PATCH v12 08/11] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 00/11] drm/i915: Vulkan performance query support   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 01/11] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 02/11] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 03/11] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 04/11] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 05/11] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 06/11] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 07/11] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 08/11] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 09/11] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 10/11] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [PATCH v13 11/11] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [PATCH v11 01/10] drm/syncobj: add sideband payload   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 00/12] drm/i915: Vulkan performance query support   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 01/12] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 02/12] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 03/12] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 04/12] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 05/12] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 06/12] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 07/12] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 08/12] drm/i915: add wait flags to i915_active_request_retire   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 09/12] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 10/12] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 11/12] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [PATCH v14 12/12] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 00/13] drm/i915: Vulkan performance query support   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 01/13] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 02/13] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 03/13] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 04/13] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 05/13] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 06/13] drm/i915/perf: move perf types to their own header   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 07/13] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 08/13] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 09/13] drm/i915: add wait flags to i915_active_request_retire   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 10/13] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 11/13] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 12/13] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [PATCH v15 13/13] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [PATCH v1] drm/i915: List modes, regardless of encoder presence   Lionel Landwerlin
• [Intel-gfx] [CI 01/13] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [CI 02/13] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [CI 03/13] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [CI 04/13] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [CI 05/13] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [CI 06/13] drm/i915/perf: move perf types to their own header   Lionel Landwerlin
• [Intel-gfx] [CI 07/13] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [CI 08/13] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [CI 09/13] drm/i915: add wait flags to i915_active_request_retire   Lionel Landwerlin
• [Intel-gfx] [CI 10/13] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [CI 11/13] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [CI 12/13] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [CI 13/13] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [CI 01/13] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [CI 02/13] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [CI 03/13] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [CI 04/13] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [CI 05/13] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [CI 06/13] drm/i915/perf: move perf types to their own header   Lionel Landwerlin
• [Intel-gfx] [CI 07/13] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [CI 08/13] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [CI 09/13] drm/i915: add wait flags to i915_active_request_retire   Lionel Landwerlin
• [Intel-gfx] [CI 10/13] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [CI 11/13] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [CI 12/13] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [CI 13/13] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 00/13] drm/i915: Vulkan performance query support   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 01/13] drm/i915: introduce a mechanism to extend execbuf2   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 02/13] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 03/13] drm/i915/perf: drop list of streams   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 04/13] drm/i915/perf: store the associated engine of a stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 05/13] drm/i915/perf: introduce a versioning of the i915-perf uapi   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 06/13] drm/i915/perf: move perf types to their own header   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 07/13] drm/i915/perf: allow for CS OA configs to be created lazily   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 08/13] drm/i915/perf: implement active wait for noa configurations   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 09/13] drm/i915: add wait flags to i915_active_request_retire   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 10/13] drm/i915/perf: execute OA configuration from command stream   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 11/13] drm/i915: add a new perf configuration execbuf parameter   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 12/13] drm/i915/perf: allow holding preemption on filtered ctx   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 13/13] drm/i915: add support for perf configuration queries   Lionel Landwerlin
• [Intel-gfx] [PATCH v16 02/13] drm/i915: add syncobj timeline support   Lionel Landwerlin
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Lionel Landwerlin
• [Intel-gfx] [PATCH 1/3] drm/i915/perf: rework aging tail workaround   Lionel Landwerlin
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Lionel Landwerlin
• [Intel-gfx] [PATCH 3/3] drm/i915/perf: Add the report format with a non-power-of-2 size   Lionel Landwerlin
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Lionel Landwerlin
• [Intel-gfx] [PATCH] drm/i915/perf: Fix use of kernel-doc format in structure members.   Lionel Landwerlin
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: s/ss/eu fuse reading support   Lionel Landwerlin
• [Intel-gfx] [PATCH] drm/i915/perf: Fix use of kernel-doc format in structure members   Lionel Landwerlin
• [Intel-gfx] [PATCH v4 2/3] drm: Introduce change counter to drm_connector   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/3] drm/atomic: Take the atomic toys away from X   Maarten Lankhorst
• [Intel-gfx] [PULL] drm-misc-fixes   Maarten Lankhorst
• [Intel-gfx] [PATCH 05/19] drm/i915: Allow downscale factor of <3.0 on glk+ for all formats   Maarten Lankhorst
• [Intel-gfx] [PULL] drm-misc-fixes   Maarten Lankhorst
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations.   Maarten Lankhorst
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations.   Maarten Lankhorst
• [Intel-gfx] [PATCH v4 1/2] drm/i915/display/icl: Bump up the hdisplay and vdisplay as per transcoder limits   Maarten Lankhorst
• [Intel-gfx] [PATCH v4 1/2] drm/i915/display/icl: Bump up the hdisplay and vdisplay as per transcoder limits   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Maarten Lankhorst
• [Intel-gfx] [PATCH 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Maarten Lankhorst
• [Intel-gfx] [PATCH 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Maarten Lankhorst
• [Intel-gfx] [PATCH 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Maarten Lankhorst
• [Intel-gfx] [PATCH v2 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Maarten Lankhorst
• [Intel-gfx] [PATCH 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Maarten Lankhorst
• [Intel-gfx] [PATCH v2 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Maarten Lankhorst
• [Intel-gfx] [CI 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Maarten Lankhorst
• [Intel-gfx] [PATCH 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Maarten Lankhorst
• [Intel-gfx] [PATCH 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled   Maarten Lankhorst
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Maarten Lankhorst
• [Intel-gfx] [PATCH 10/19] drm/i915: Make .modeset_calc_cdclk() mandatory   Maarten Lankhorst
• [Intel-gfx] [PATCH 08/19] drm/i915: Stop using drm_atomic_helper_check_planes()   Maarten Lankhorst
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH 02/23] HAX drm/i915: Disable FEC entirely for now   Maarten Lankhorst
• [Intel-gfx] [PATCH 03/23] drm/i915: Prepare to split crtc state in uapi and hw state   Maarten Lankhorst
• [Intel-gfx] [PATCH 04/23] drm/i915: Handle a few more cases for hw/sw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 06/23] drm/i915: Get rid of crtc_state->fb_changed   Maarten Lankhorst
• [Intel-gfx] [PATCH 07/23] drm/i915: Remove begin/finish_crtc_commit.   Maarten Lankhorst
• [Intel-gfx] [PATCH 08/23] drm/i915: Rename planar linked plane variables   Maarten Lankhorst
• [Intel-gfx] [PATCH 09/23] drm/i915: Do not add all planes when checking scalers on glk+   Maarten Lankhorst
• [Intel-gfx] [PATCH 10/23] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid()   Maarten Lankhorst
• [Intel-gfx] [PATCH 11/23] drm/i915: Try to make bigjoiner work in atomic check.   Maarten Lankhorst
• [Intel-gfx] [PATCH 12/23] drm/i915: Enable big joiner support in enable and disable sequences.   Maarten Lankhorst
• [Intel-gfx] [PATCH 13/23] drm/i915: Make hardware readout work on i915.   Maarten Lankhorst
• [Intel-gfx] [PATCH 14/23] drm/i915: Prepare update_slave() for bigjoiner plane updates   Maarten Lankhorst
• [Intel-gfx] [PATCH 15/23] drm/i915: Link planes in a bigjoiner configuration.   Maarten Lankhorst
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Maarten Lankhorst
• [Intel-gfx] [PATCH 17/23] drm/i915: Add intel_update_bigjoiner handling.   Maarten Lankhorst
• [Intel-gfx] [PATCH 18/23] drm/i915: Disable FBC in bigjoiner configuration.   Maarten Lankhorst
• [Intel-gfx] [PATCH 19/23] drm/i915: Prepare atomic plane check for bigjoiner planes   Maarten Lankhorst
• [Intel-gfx] [PATCH 20/23] drm/i915: Make prepare_plane_fb() work with bigjoiner planes   Maarten Lankhorst
• [Intel-gfx] [PATCH 21/23] drm/i915: Make sure watermarks work correctly with bigjoiner as well.   Maarten Lankhorst
• [Intel-gfx] [PATCH 22/23] drm/i915: Add debugfs dumping for bigjoiner.   Maarten Lankhorst
• [Intel-gfx] [PATCH 23/23] HAX to make it work on the icelake test system   Maarten Lankhorst
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v3.   Maarten Lankhorst
• [Intel-gfx] [PATCH 02/23] HAX drm/i915: Disable FEC entirely for now   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v4.   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v4.   Maarten Lankhorst
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Maarten Lankhorst
• [Intel-gfx] [PATCH 2/2] drm/i915: Add hardware readout for FEC   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915: Small joiner RAM buffer size is platform-specific   Maarten Lankhorst
• [Intel-gfx] [PATCH 03/23] drm/i915: Prepare to split crtc state in uapi and hw state   Maarten Lankhorst
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Maarten Lankhorst
• [Intel-gfx] [PATCH 09/23] drm/i915: Do not add all planes when checking scalers on glk+   Maarten Lankhorst
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 07/23] drm/i915: Remove begin/finish_crtc_commit.   Maarten Lankhorst
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 1/4] drm/i915: Prepare to split crtc state in uapi and hw state   Maarten Lankhorst
• [Intel-gfx] [PATCH 2/4] drm/i915: Handle a few more cases for hw/sw split   Maarten Lankhorst
• [Intel-gfx] [PATCH 3/4] drm/i915: Complete sw/hw split, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915: Remove begin/finish_crtc_commit, v3.   Maarten Lankhorst
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Maarten Lankhorst
• [Intel-gfx] [PATCH 10/23] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid()   Maarten Lankhorst
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Maarten Lankhorst
• [Intel-gfx] [PATCH 12/23] drm/i915: Enable big joiner support in enable and disable sequences.   Maarten Lankhorst
• [Intel-gfx] [PATCH] drm/i915: Remove begin/finish_crtc_commit, v3.   Maarten Lankhorst
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Maarten Lankhorst
• [Intel-gfx] [PATCH 11/23] drm/i915: Try to make bigjoiner work in atomic check.   Maarten Lankhorst
• [Intel-gfx] [igt-dev] [PATCH i-g-t 1/2] tools/l3_parity: Unnest exit handlers   Petri Latvala
• [Intel-gfx] [igt-dev] [PATCH i-g-t] igt/kms_frontbuffer_tracking: Skip over IGT_DRAW_BLT when there's no BLT   Petri Latvala
• [Intel-gfx] [igt-dev] [PATCH] test/kms_content_protection: Use generic debugfs name for HDCP caps   Petri Latvala
• [Intel-gfx] [PATCH AUTOSEL 4.19 001/167] drm/i915: Re-apply "Perform link quality check, unconditionally during long pulse"   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 016/167] drm/i915: Fix intel_dp_mst_best_encoder()   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 017/167] drm/i915: Rename PLANE_CTL_DECOMPRESSION_ENABLE   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 018/167] drm/i915/gen9+: Fix initial readout for Y tiled framebuffers   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 033/167] drm/i915: Restore sane defaults for KMS on GEM error load   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 034/167] drm/i915: Cleanup gt powerstate from gem   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 060/167] drm/i915/ilk: Fix warning when reading emon_status with no output   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 087/167] drm/i915: Handle vm_mmap error during I915_GEM_MMAP ioctl with WC set   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 088/167] drm/i915: Sanity check mmap length against object size   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 12/23] drm/i915: Disable SAMPLER_STATE prefetching on all Gen11 steppings.   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 13/23] drm/i915/userptr: Acquire the page lock around set_page_dirty()   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 14/23] drm/i915: Make sure cdclk is high enough for DP audio on VLV/CHV   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 19/23] drm/i915: Support flags in whitlist WAs   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 20/23] drm/i915: Support whitelist workarounds on all engines   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 21/23] drm/i915: whitelist PS_(DEPTH|INVOCATION)_COUNT   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 22/23] drm/i915: Add whitelist workarounds for ICL   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 23/23] drm/i915/icl: whitelist PS_(DEPTH|INVOCATION)_COUNT   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 160/167] drm/i915/userptr: Acquire the page lock around set_page_dirty()   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 4.19 161/167] drm/i915: Make sure cdclk is high enough for DP audio on VLV/CHV   Sasha Levin
• [Intel-gfx] [PATCH] drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+   Sasha Levin
• [Intel-gfx] [PATCH] drm/atomic: Take the atomic toys away from X   Sasha Levin
• [Intel-gfx] [PATCH] drm/i915: Perform GGTT restore much earlier during resume   Sasha Levin
• [Intel-gfx] [PATCH AUTOSEL 5.2 13/23] drm/i915/userptr: Acquire the page lock around set_page_dirty()   Sasha Levin
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Sasha Levin
• [Intel-gfx] [PATCH 1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Sasha Levin
• [Intel-gfx] [PATCH] drm/i915/userptr: Never allow userptr into the mappable GGTT   Sasha Levin
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH 02/19] drm/atomic-helper: Make crtc helper funcs optional   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH 03/19] drm/i915: Remove pointless planes_changed=true assignment   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH 08/19] drm/i915: Stop using drm_atomic_helper_check_planes()   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v4 0/3] Send a hotplug when edid changes   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v4 1/3] drm: Add helper to compare edids.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v4 2/3] drm: Introduce change counter to drm_connector   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v4 3/3] drm/i915: Send hotplug event if edid had changed.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v5 0/3] Send a hotplug when edid changes   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v5 1/3] drm: Add helper to compare edids.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v5 2/3] drm: Introduce change counter to drm_connector   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v5 3/3] drm/i915: Send hotplug event if edid had changed.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v4 2/3] drm: Introduce change counter to drm_connector   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v6 0/3] Send a hotplug when edid changes   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v6 1/3] drm: Add helper to compare edids.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v6 2/3] drm: Introduce epoch counter to drm_connector   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v6 3/3] drm/i915: Send hotplug event if edid had changed   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v1] drm/i915: List modes, regardless of encoder presence   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v2] drm/i915: List modes, regardless of encoder presence   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v1] drm/i915: List modes, regardless of encoder presence   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v1] drm/i915: Add more debug information to dp aux code   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v1] drm/i915: Add TigerLake bandwidth checking   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v2] drm/i915: Add TigerLake bandwidth checking   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v3] drm/i915: Add TigerLake bandwidth checking   Stanislav Lisovskiy
• [Intel-gfx] [PATCH 02/19] drm/atomic-helper: Make crtc helper funcs optional   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v2] i915: intel_dp_aux_backlight: Fix max backlight calculations   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v4] drm/i915: Add TigerLake bandwidth checking   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v4] drm/i915: Add TigerLake bandwidth checking   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v1] drm/i915: Restrict qgv points which don't have enough bandwidth.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v2] drm/i915: Restrict qgv points which don't have enough bandwidth.   Stanislav Lisovskiy
• [Intel-gfx] [PATCH v2] drm/i915: Restrict qgv points which don't have enough bandwidth.   Lisovskiy, Stanislav
• [Intel-gfx] [PATCH v3] drm/i915: Restrict qgv points which don't have enough bandwidth.   Stanislav Lisovskiy
• [Intel-gfx] DDC on Thinkpad x220   Pavel Machek
• [Intel-gfx] [PATCH v4 02/10] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 00/11] DSB enablement.   Animesh Manna
• [Intel-gfx] [PATCH v5 01/11] drm/i915/dsb: feature flag added for display state buffer.   Animesh Manna
• [Intel-gfx] [PATCH v5 02/11] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v5 03/11] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 04/11] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v5 06/11] drm/i915/dsb: functions to enable/disable DSB engine.   Animesh Manna
• [Intel-gfx] [PATCH v5 07/11] drm/i915/dsb: function to trigger workload execution of DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 08/11] drm/i915/dsb: added dsb refcount to synchronize between get/put.   Animesh Manna
• [Intel-gfx] [PATCH v5 09/11] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 10/11] drm/i915/dsb: Enable DSB for gen12.   Animesh Manna
• [Intel-gfx] [PATCH v5 11/11] drm/i915/dsb: Documentation for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 02/11] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v5 03/11] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v5 08/11] drm/i915/dsb: added dsb refcount to synchronize between get/put.   Animesh Manna
• [Intel-gfx] [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v7 1/7] drm/i915/tgl: Add DC3CO required register and bits   Animesh Manna
• [Intel-gfx] [PATCH v7 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Animesh Manna
• [Intel-gfx] [PATCH v6 00/10] DSB enablement.   Animesh Manna
• [Intel-gfx] [PATCH v6 01/10] drm/i915/dsb: feature flag added for display state buffer.   Animesh Manna
• [Intel-gfx] [PATCH v6 02/10] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 05/10] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v6 06/10] drm/i915/dsb: functions to enable/disable DSB engine.   Animesh Manna
• [Intel-gfx] [PATCH v6 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 09/10] drm/i915/dsb: Enable DSB for gen12.   Animesh Manna
• [Intel-gfx] [PATCH v6 10/10] drm/i915/dsb: Documentation for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v6 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 1/7] drm/i915/tgl: Add DC3CO required register and bits   Animesh Manna
• [Intel-gfx] [PATCH v8 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask   Animesh Manna
• [Intel-gfx] [PATCH v6 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v7 00/10] DSB enablement.   Animesh Manna
• [Intel-gfx] [PATCH v7 01/10] drm/i915/dsb: feature flag added for display state buffer.   Animesh Manna
• [Intel-gfx] [PATCH v7 02/10] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v7 03/10] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v7 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v7 05/10] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v7 06/10] drm/i915/dsb: functions to enable/disable DSB engine.   Animesh Manna
• [Intel-gfx] [PATCH v7 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Animesh Manna
• [Intel-gfx] [PATCH v7 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v7 09/10] drm/i915/dsb: Enable DSB for gen12.   Animesh Manna
• [Intel-gfx] [PATCH v7 10/10] drm/i915/dsb: Documentation for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 00/10] DSB enablement.   Animesh Manna
• [Intel-gfx] [PATCH v8 01/10] drm/i915/dsb: feature flag added for display state buffer.   Animesh Manna
• [Intel-gfx] [PATCH v8 02/10] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v8 03/10] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 05/10] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v8 06/10] drm/i915/dsb: functions to enable/disable DSB engine.   Animesh Manna
• [Intel-gfx] [PATCH v8 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v8 09/10] drm/i915/dsb: Enable DSB for gen12.   Animesh Manna
• [Intel-gfx] [PATCH v8 10/10] drm/i915/dsb: Documentation for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 00/10] DSB enablement.   Animesh Manna
• [Intel-gfx] [PATCH v9 01/10] drm/i915/dsb: feature flag added for display state buffer.   Animesh Manna
• [Intel-gfx] [PATCH v9 02/10] drm/i915/dsb: DSB context creation.   Animesh Manna
• [Intel-gfx] [PATCH v9 03/10] drm/i915/dsb: single register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 05/10] drm/i915/dsb: Check DSB engine status.   Animesh Manna
• [Intel-gfx] [PATCH v9 06/10] drm/i915/dsb: functions to enable/disable DSB engine.   Animesh Manna
• [Intel-gfx] [PATCH v9 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 09/10] drm/i915/dsb: Enable DSB for gen12.   Animesh Manna
• [Intel-gfx] [PATCH v9 10/10] drm/i915/dsb: Documentation for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH v9 04/10] drm/i915/dsb: Indexed register write function for DSB.   Animesh Manna
• [Intel-gfx] [PATCH 02/14] drm/i915/tgl: TC helper function to return pin mapping   Lucas De Marchi
• [Intel-gfx] [PATCH 03/14] drm/i915/tgl: Finish modular FIA support on registers   Lucas De Marchi
• [Intel-gfx] [PATCH 04/14] drm/i915/tgl: Fix driver crash when update_active_dpll is called   Lucas De Marchi
• [Intel-gfx] [PATCH 07/14] drm/i915/tgl: Add support for dkl pll write   Lucas De Marchi
• [Intel-gfx] [PATCH 10/14] drm/i915/tgl: Fix dkl phy register space addressing   Lucas De Marchi
• [Intel-gfx] [PATCH 12/14] drm/i915: Add dkl phy pll calculations   Lucas De Marchi
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Lucas De Marchi
• [Intel-gfx] [CI] drm/i915/tgl: Implement Wa_1406941453   Lucas De Marchi
• [Intel-gfx] [PATCH v2 02/13] drm/i915/tgl: Finish modular FIA support on registers   Lucas De Marchi
• [Intel-gfx] [PATCH v2 03/13] drm/i915/tgl/pll: Set update_active_dpll   Lucas De Marchi
• [Intel-gfx] [PATCH v2 01/13] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Lucas De Marchi
• [Intel-gfx] [PATCH v2 04/13] drm/i915/tgl: Add dkl phy registers   Lucas De Marchi
• [Intel-gfx] [PATCH v2 05/13] drm/i915/tgl: Add initial dkl pll support   Lucas De Marchi
• [Intel-gfx] [PATCH v2 11/13] drm/i915/tgl: Add dkl phy pll calculations   Lucas De Marchi
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Implement Wa_1406941453   Lucas De Marchi
• [Intel-gfx] [PATCH v2 11/13] drm/i915/tgl: Add dkl phy pll calculations   Lucas De Marchi
• [Intel-gfx] [PATCH v2 09/13] drm/i915/icl: Unify disable and enable phy clock gating functions   Lucas De Marchi
• [Intel-gfx] [PATCH v2 06/13] drm/i915/tgl: Add support for dkl pll write   Lucas De Marchi
• [Intel-gfx] [PATCH v2 07/13] drm/i915/tgl: TC helper function to return pin mapping   Lucas De Marchi
• [Intel-gfx] [PATCH v2 07/13] drm/i915/tgl: TC helper function to return pin mapping   Lucas De Marchi
• [Intel-gfx] [PATCH v2 08/13] drm/i915/tgl: Add dkl phy programming sequences   Lucas De Marchi
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: s/ss/eu fuse reading support   Lucas De Marchi
• [Intel-gfx] [PATCH] drm/i915: Describe structure member in documentation   Lucas De Marchi
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   Lucas De Marchi
• [Intel-gfx] [PATCH v3 5/9] drm/i915/tgl: re-indent code to prepare for DKL changes   Lucas De Marchi
• [Intel-gfx] [PATCH v3 6/9] drm/i915/tgl: Add dkl phy pll calculations   Lucas De Marchi
• [Intel-gfx] [PATCH v3 8/9] drm/i915/tgl: Return the mg/dkl pll as DDI clock for new TC ports   Lucas De Marchi
• [Intel-gfx] [PATCH v3 9/9] drm/i915/tgl: initialize TC and TBT ports   Lucas De Marchi
• [Intel-gfx] [v2][PATCH] drm/i915: Add Pipe D cursor ctrl register for Gen12   Lucas De Marchi
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   Lucas De Marchi
• [Intel-gfx] [PATCH 1/3] drm/dp/mst: Reduce nested ifs   Lucas De Marchi
• [Intel-gfx] [PATCH v3 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Lucas De Marchi
• [Intel-gfx] [PATCH v5 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Lucas De Marchi
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Rob Miller
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ilia Mirkin
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ilia Mirkin
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ilia Mirkin
• [Intel-gfx] [Nouveau] [PATCH v6 08/17] drm/ttm: use gem vma_node   Ilia Mirkin
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ilia Mirkin
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ilia Mirkin
• [Intel-gfx] [PATCH v2 2/6] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v2 3/6] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v2 5/6] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v3 0/6] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v3 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 0/6] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v5 0/7] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v5 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v6 0/7] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v6 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 0/7] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v7 3/7] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v8 0/7] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 1/7] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 3/7] drm: Add DisplayPort colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 4/7] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 5/7] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v8 7/7] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH 01/12] drm/dp: Add definitons for MSA MISC bits   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 02/12] drm/i915: Fix HSW+ DP MSA YCbCr colorspace indication   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 04/12] drm/i915: Extract intel_hdmi_limited_color_range()   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v2 05/12] drm/i915: Never set limited_color_range=true for YCbCr output   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 06/12] drm/i915: Switch to using DP_MSA_MISC_* defines   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 07/12] drm/i915: Don't look at unrelated PIPECONF bits for interlaced readout   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 08/12] drm/i915: Simplify intel_get_crtc_ycbcr_config()   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 09/12] drm/i915: Add PIPECONF YCbCr 4:4:4 programming for HSW   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 12/12] drm/i915: Add PIPECONF YCbCr 4:4:4 programming for ILK-IVB   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v8 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v8 3/7] drm: Add DisplayPort colorspace property   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v8 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH v9 0/8] drm/i915/dp: Support for DP HDR outputs   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 1/8] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 2/8] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 3/8] drm: Rename HDMI colorspace property creation function   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 4/8] drm: Add DisplayPort colorspace property creation function   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 5/8] drm/i915/dp: Attach colorspace property   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 6/8] drm/i915: Add new GMP register size for GEN11   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 7/8] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Gwan-gyeong Mun
• [Intel-gfx] [PATCH v9 8/8] drm/i915/dp: Attach HDR metadata property to DP connector   Gwan-gyeong Mun
• [Intel-gfx] [PATCH 11/12] drm/i915: Set up ILK/SNB csc unit properly for YCbCr output   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 09/12] drm/i915: Add PIPECONF YCbCr 4:4:4 programming for HSW   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 12/12] drm/i915: Add PIPECONF YCbCr 4:4:4 programming for ILK-IVB   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 03/12] drm/i915: Fix AVI infoframe quantization range for YCbCr output   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH 10/12] drm/i915: Document ILK+ pipe csc matrix better   Mun, Gwan-gyeong
• [Intel-gfx] [PATCH] drm/i915: Prune 2560x2880 mode for 5K tiled dual DP monitors   Nautiyal, Ankit K
• [Intel-gfx] [PATCH] drm/i915: Add Pipe D cursor ctrl register for Gen12   Nautiyal, Ankit K
• [Intel-gfx] [v2][PATCH] drm/i915: Add Pipe D cursor ctrl register for Gen12   Nautiyal, Ankit K
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Manasi Navare
• [Intel-gfx] [PATCH 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Manasi Navare
• [Intel-gfx] [PATCH 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Manasi Navare
• [Intel-gfx] [PATCH 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Manasi Navare
• [Intel-gfx] [PATCH 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [PATCH 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Manasi Navare
• [Intel-gfx] [PATCH v2 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Manasi Navare
• [Intel-gfx] [PATCH v2 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915: Prune 2560x2880 mode for 5K tiled dual DP monitors   Manasi Navare
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Manasi Navare
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915: Prune 2560x2880 mode for 5K tiled dual DP monitors   Manasi Navare
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Manasi Navare
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Manasi Navare
• [Intel-gfx] [PATCH v4 1/2] drm/i915/display/icl: Bump up the hdisplay and vdisplay as per transcoder limits   Manasi Navare
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Manasi Navare
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Manasi Navare
• [Intel-gfx] [PATCH] drm: Handle connector tile support only for modes that match tile size   Manasi Navare
• [Intel-gfx] [PATCH 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [PATCH 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Manasi Navare
• [Intel-gfx] [CI 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Manasi Navare
• [Intel-gfx] [CI 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Manasi Navare
• [Intel-gfx] [CI 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [CI 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Manasi Navare
• [Intel-gfx] [CI 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [CI 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Manasi Navare
• [Intel-gfx] [PATCH 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Manasi Navare
• [Intel-gfx] [PATCH 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Manasi Navare
• [Intel-gfx] [PATCH i-g-t] kms_dp_tiled_display: Fix the double free of drmConnector   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Manasi Navare
• [Intel-gfx] [CI 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [CI v2 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Manasi Navare
• [Intel-gfx] [CI v2 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Manasi Navare
• [Intel-gfx] [CI v2 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [CI v2 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Manasi Navare
• [Intel-gfx] [CI v2 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [CI v2 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Manasi Navare
• [Intel-gfx] [PATCH v3 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Manasi Navare
• [Intel-gfx] [PATCH v3 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Manasi Navare
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v3 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Manasi Navare
• [Intel-gfx] [PATCH v3 5/6] drm/i915/display/icl: Disable transcoder port sync as part of crtc_disable() sequence   Manasi Navare
• [Intel-gfx] [PATCH v3 6/6] drm/i915/display/icl: In port sync mode disable slaves first then master   Manasi Navare
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v3.   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v4.   Manasi Navare
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v4] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH 10/23] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid()   Manasi Navare
• [Intel-gfx] [PATCH] drm/i915: Small joiner RAM buffer size is platform-specific   Manasi Navare
• [Intel-gfx] [PATCH 07/23] drm/i915: Remove begin/finish_crtc_commit.   Manasi Navare
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v5 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v5 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Manasi Navare
• [Intel-gfx] [PATCH v2] drm/i915: Clean up HDMI deep color handling a bit   Jani Nikula
• [Intel-gfx] [PATCH 0/4] drm/i915: deconflate display disable from no display   Jani Nikula
• [Intel-gfx] [PATCH 1/4] drm/i915: add INTEL_NUM_PIPES() and use it   Jani Nikula
• [Intel-gfx] [PATCH 2/4] drm/i915: convert device info num_pipes to pipe_mask   Jani Nikula
• [Intel-gfx] [PATCH 3/4] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Jani Nikula
• [Intel-gfx] [PATCH 4/4] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: add plural() helper for logging plurals   Jani Nikula
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Jani Nikula
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Jani Nikula
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Jani Nikula
• [Intel-gfx] [PATCH v4 02/10] drm/i915/dsb: DSB context creation.   Jani Nikula
• [Intel-gfx] [PATCH 1/2] linux/kernel.h: add yesno(), onoff(), enableddisabled(), plural() helpers   Jani Nikula
• [Intel-gfx] [PATCH 2/2] drm: convert to use yesno(), onoff(), enableddisabled(), plural() helpers   Jani Nikula
• [Intel-gfx] [RFC 1/2] drm/i915: Indicate integer up-scaling ratios   Jani Nikula
• [Intel-gfx] [v10][PATCH 0/8] drm/i915: adding state checker for gamma lut values   Jani Nikula
• [Intel-gfx] [PATCH 1/2] linux/kernel.h: add yesno(), onoff(), enableddisabled(), plural() helpers   Jani Nikula
• [Intel-gfx] [BACKPORT 4.14.y 1/8] drm/i915/fbdev: Actually configure untiled displays   Jani Nikula
• [Intel-gfx] [PATCH v6 3/5] drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespace   Jani Nikula
• [Intel-gfx] [PATCH v6 3/5] drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespace   Jani Nikula
• [Intel-gfx] drm/i915: deconflate display disable from no display   Jani Nikula
• [Intel-gfx] [CI 1/3] drm/i915: add INTEL_NUM_PIPES() and use it   Jani Nikula
• [Intel-gfx] [CI 2/3] drm/i915: convert device info num_pipes to pipe_mask   Jani Nikula
• [Intel-gfx] [CI 3/3] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: Convert ICL-style DSI to use phy namespace   Jani Nikula
• [Intel-gfx] [PATCH 2/3] drm/i915/display: Extract i965_read_luts()   Jani Nikula
• [Intel-gfx] [PATCH 1/3] drm/i915/display: Add gamma precision function for CHV   Jani Nikula
• [Intel-gfx] [PATCH 3/3] drm/i915/display: Extract chv_read_luts()   Jani Nikula
• [Intel-gfx] [v9][PATCH 03/11] drm/i915/display: Add func to compare hw/sw gamma lut   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: Prune 2560x2880 mode for 5K tiled dual DP monitors   Jani Nikula
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Jani Nikula
• [Intel-gfx] [v2][PATCH 0/3] adding gamma state checker for CHV and i965   Jani Nikula
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Jani Nikula
• [Intel-gfx] [CI RESEND] drm/i915: add INTEL_NUM_PIPES() and use it   Jani Nikula
• [Intel-gfx] USB-C   Jani Nikula
• [Intel-gfx] Power Management   Jani Nikula
• [Intel-gfx] [PULL] drm-intel-fixes   Jani Nikula
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Jani Nikula
• [Intel-gfx] [CI RESEND] drm/i915: add INTEL_NUM_PIPES() and use it   Jani Nikula
• [Intel-gfx] [CI RESEND] drm/i915: convert device info num_pipes to pipe_mask   Jani Nikula
• [Intel-gfx] [PATCH 0/6] Remaining patches to enable Transcoder Port Sync for tiled displays   Jani Nikula
• [Intel-gfx] [PATCH v6 02/10] drm/i915/dsb: DSB context creation.   Jani Nikula
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Jani Nikula
• [Intel-gfx] [PATCH v6 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Jani Nikula
• [Intel-gfx] [PATCH v6 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Jani Nikula
• [Intel-gfx] [CI RESEND] drm/i915: convert device info num_pipes to pipe_mask   Jani Nikula
• [Intel-gfx] [CI RESEND] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Jani Nikula
• [Intel-gfx] [PATCH v2] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Jani Nikula
• [Intel-gfx] [PATCH 0/9] drm/print: add and use drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [PATCH 1/9] drm/print: move drm_debug variable to drm_print.[ch]   Jani Nikula
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [PATCH 3/9] drm/etnaviv: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 4/9] drm/i2c/sil164: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 5/9] drm/i915: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 6/9] drm/msm: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 7/9] drm/nouveau: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 8/9] drm/amdgpu: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH 9/9] drm/print: rename drm_debug to __drm_debug to discourage use   Jani Nikula
• [Intel-gfx] drivers/gpu/drm/i915/display/intel_display.c:3934 skl_plane_stride() error: testing array offset 'color_plane' after use.   Jani Nikula
• [Intel-gfx] [PATCH v2] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Jani Nikula
• [Intel-gfx] [PATCH 07/14] drm/i915/tgl: Add support for dkl pll write   Jani Nikula
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Jani Nikula
• [Intel-gfx] [PATCH 2/9] drm/print: add drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Jani Nikula
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Jani Nikula
• [Intel-gfx] [PATCH v6 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Jani Nikula
• [Intel-gfx] [PATCH v6 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Jani Nikula
• [Intel-gfx] [v2][PATCH 1/3] drm/i915/display: Fix formatting issues   Jani Nikula
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract icl_read_luts()   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Jani Nikula
• [Intel-gfx] [PATCH] Docs: fix incorrect use of kernel-doc format in structure description.   Jani Nikula
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract icl_read_luts()   Jani Nikula
• [Intel-gfx] [PATCH 00/13] drm/i915: modeset probe/remove path refactoring   Jani Nikula
• [Intel-gfx] [PATCH 01/13] drm/i915: add i915_driver_modeset_remove()   Jani Nikula
• [Intel-gfx] [PATCH 02/13] drm/i915: pass i915 to i915_driver_modeset_probe()   Jani Nikula
• [Intel-gfx] [PATCH 03/13] drm/i915: pass i915 to intel_modeset_driver_remove()   Jani Nikula
• [Intel-gfx] [PATCH 04/13] drm/i915: abstract intel_panel_sanitize_ssc() from intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH 05/13] drm/i915: abstract intel_mode_config_init() from intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH 06/13] drm/i915: pass i915 to intel_modeset_init() and intel_modeset_init_hw()   Jani Nikula
• [Intel-gfx] [PATCH 07/13] drm/i915: split intel_modeset_driver_remove() to pre/post irq uninstall   Jani Nikula
• [Intel-gfx] [PATCH 08/13] drm/i915: split i915_driver_modeset_remove() to pre/post irq uninstall   Jani Nikula
• [Intel-gfx] [PATCH 09/13] drm/i915: move gmbus setup down to intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH 10/13] drm/i915: split i915_driver_modeset_probe() to pre/post irq install   Jani Nikula
• [Intel-gfx] [PATCH 11/13] drm/i915: move gem init up from modeset init   Jani Nikula
• [Intel-gfx] [PATCH 12/13] drm/i915: push intel_overlay_init() down to intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH 13/13] drm/i915: split intel_modeset_init() to pre/post irq install   Jani Nikula
• [Intel-gfx] [PATCH 11/13] drm/i915: move gem init up from modeset init   Jani Nikula
• [Intel-gfx] [PATCH v7 04/10] drm/i915/dsb: Indexed register write function for DSB.   Jani Nikula
• [Intel-gfx] [PATCH v8 04/10] drm/i915/dsb: Indexed register write function for DSB.   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: save AUD_FREQ_CNTRL state at audio domain suspend   Jani Nikula
• [Intel-gfx] [v3][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Jani Nikula
• [Intel-gfx] [v3][PATCH 1/3] drm/i915/color: Fix formatting issues   Jani Nikula
• [Intel-gfx] [v3][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Jani Nikula
• [Intel-gfx] [PATCH v9 04/10] drm/i915/dsb: Indexed register write function for DSB.   Jani Nikula
• [Intel-gfx] [PATCH v2 1/6] drm/i915: add i915_driver_modeset_remove()   Jani Nikula
• [Intel-gfx] [PATCH v2 2/6] drm/i915: pass i915 to i915_driver_modeset_probe()   Jani Nikula
• [Intel-gfx] [PATCH v2 1/6] drm/i915: add i915_driver_modeset_remove()   Jani Nikula
• [Intel-gfx] [PATCH v2 2/6] drm/i915: pass i915 to i915_driver_modeset_probe()   Jani Nikula
• [Intel-gfx] [PATCH v2 3/6] drm/i915: pass i915 to intel_modeset_driver_remove()   Jani Nikula
• [Intel-gfx] [PATCH v2 4/6] drm/i915: abstract intel_panel_sanitize_ssc() from intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH v2 5/6] drm/i915: abstract intel_mode_config_init() from intel_modeset_init()   Jani Nikula
• [Intel-gfx] [PATCH v2 6/6] drm/i915: pass i915 to intel_modeset_init() and intel_modeset_init_hw()   Jani Nikula
• [Intel-gfx] [PATCH v2 1/6] drm/i915: add i915_driver_modeset_remove()   Jani Nikula
• [Intel-gfx] [PATCH v2 6/6] drm/i915: pass i915 to intel_modeset_init() and intel_modeset_init_hw()   Jani Nikula
• [Intel-gfx] [v4][PATCH 1/3] drm/i915/color: Fix formatting issues   Jani Nikula
• [Intel-gfx] [PATCH v9 04/10] drm/i915/dsb: Indexed register write function for DSB.   Jani Nikula
• [Intel-gfx] [PATCH v9 02/10] drm/i915/dsb: DSB context creation.   Jani Nikula
• [Intel-gfx] [v4][PATCH 0/3] adding gamma state checker for icl+ platforms   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: save AUD_FREQ_CNTRL state at audio domain suspend   Jani Nikula
• [Intel-gfx] [PATCH v2 1/6] drm/i915: add i915_driver_modeset_remove()   Jani Nikula
• [Intel-gfx] [PATCH v2 00/21] drm/dp: Various helper improvements and cleanups   Jani Nikula
• [Intel-gfx] [v4][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Jani Nikula
• [Intel-gfx] [PATCH v2 0/9] drm/print: add and use drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [PATCH v2 1/9] drm/print: move drm_debug variable to drm_print.[ch]   Jani Nikula
• [Intel-gfx] [PATCH v2 2/9] drm/print: add drm_debug_enabled()   Jani Nikula
• [Intel-gfx] [PATCH v2 3/9] drm/etnaviv: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 4/9] drm/i2c/sil164: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 5/9] drm/i915: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 6/9] drm/msm: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 7/9] drm/nouveau: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 8/9] drm/amdgpu: use drm_debug_enabled() to check for debug categories   Jani Nikula
• [Intel-gfx] [PATCH v2 9/9] drm/print: rename drm_debug to __drm_debug to discourage use   Jani Nikula
• [Intel-gfx] [PATCH] Revert "drm/i915/color: Extract icl_read_luts()"   Jani Nikula
• [Intel-gfx] [PATCH] Revert "drm/i915/color: Extract icl_read_luts()"   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Jani Nikula
• [Intel-gfx] [PATCH v9 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well   Jani Nikula
• [Intel-gfx] [PATCH v2] lib/string-choice: add yesno(), onoff(), enableddisabled(), plural() helpers   Jani Nikula
• [Intel-gfx] [PATCH] drm/i915: Adding YUV444 packed format support for skl+   Bob Paauwe
• [Intel-gfx] [RFC PATCH 0/1] GuC engine reset support   Fernando Pacheco
• [Intel-gfx] [RFC PATCH 1/1] drm/i915/guc: Provide mmio list to be saved/restored on engine reset   Fernando Pacheco
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Parav Pandit
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Parav Pandit
• [Intel-gfx] [PATCH 4/6] virtio: introduce a mdev based transport   Parav Pandit
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   Parav Pandit
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Parav Pandit
• [Intel-gfx] [PATCH 1/2] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Dhinakaran Pandiyan
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Gen-12 render decompression   Dhinakaran Pandiyan
• [Intel-gfx] [PATCH 1/2] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 0/9] Gen12 E2E compression   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 1/9] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 2/9] drm/i915: Use intel_tile_height() instead of re-implementing   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 3/9] drm/i915: Move CCS stride alignment W/A inside intel_fb_stride_alignment   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 4/9] drm/i915/tgl: Gen-12 render decompression   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 5/9] drm/i915: Extract framebufer CCS offset checks into a function   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 6/9] drm/framebuffer: Format modifier for Intel Gen-12 media compression   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 7/9] drm/i915: Skip rotated offset adjustment for unsupported modifiers   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 8/9] drm/fb: Extend format_info member arrays to handle four planes   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 9/9] Gen-12 display can decompress surfaces compressed by the media engine.   Dhinakaran Pandiyan
• [Intel-gfx] [RFC v3 6/9] drm/framebuffer: Format modifier for Intel Gen-12 media compression   Pandiyan, Dhinakaran
• [Intel-gfx] [PATCH v4 9/9] Gen-12 display can decompress surfaces compressed by the media engine.   Dhinakaran Pandiyan
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Ignore lost completion events   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Refresh the errno to vmf_fault translations   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Remove unused __engines_name()   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Remove unused __engines_name()   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Report aliasing ppgtt size as ggtt size   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Ignore preallocation of aliasing-ppgtt for vgpu   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Report aliasing ppgtt size as ggtt size   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/21] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [01/21] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [01/21] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Vulkan performance query support (rev14)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm: Add high-precision time to vblank trace event   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/edid: Don't look for CEA data blocks in CEA ext block rev < 3   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm: Add high-precision time to vblank trace event   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/edid: Don't look for CEA data blocks in CEA ext block rev < 3   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm: Add high-precision time to vblank trace event   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: deconflate display disable from no display   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: deconflate display disable from no display   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: add plural() helper for logging plurals   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Hook up GT power management   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Hook up GT power management   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: add plural() helper for logging plurals   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dp: Support for DP HDR outputs (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/dp: Support for DP HDR outputs (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Protect debugfs per_file_stats with RCU lock   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Protect debugfs per_file_stats with RCU lock   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev4)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/dp: Support for DP HDR outputs (rev4)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/2] linux/kernel.h: add yesno(), onoff(), enableddisabled(), plural() helpers   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for i915/gem_ctx_shared: Prebind both context images   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Revert "drm/i915: Fix DP-MST crtc_mask"   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Enable Nearest-neighbor for Integer mode scaling   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Enable Nearest-neighbor for Integer mode scaling   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for i915/gem_ctx_shared: Prebind both context images   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for DC3CO Support for TGL (rev6)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/3] drm/atomic: Reject FLIP_ASYNC unconditionally   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/atomic: Take the atomic toys away from X   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/atomic: Take the atomic toys away from X   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for Revert "drm/i915: Fix DP-MST crtc_mask"   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: adding state checker for gamma lut values (rev14)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: adding state checker for gamma lut values (rev14)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/atomic: Take the atomic toys away from X   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: adding state checker for gamma lut values (rev14)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: If the first pin in map_ggtt doesn't success, try again   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: If the first pin in map_ggtt doesn't success, try again   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Fix corruption lines on the screen on Gen9 chromebooks (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Fix corruption lines on the screen on Gen9 chromebooks (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+ (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+ (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Expose margin connector properties for underscan   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Expose margin connector properties for underscan   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Expose margin connector properties for underscan   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Tiger Lake batch 3.5 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Tiger Lake batch 3.5 (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Apply FBC WA for TGL too   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Tiger Lake batch 3.5 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Apply FBC WA for TGL too   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Apply FBC WA for TGL too   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Convert ICL-style DSI to use phy namespace   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Convert ICL-style DSI to use phy namespace   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/buddy: add missing call to i915_global_register   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/buddy: add missing call to i915_global_register   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Don't unwedge if reset is disabled   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Don't unwedge if reset is disabled   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Expose margin connector properties for underscan (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Expose margin connector properties for underscan (rev4)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Send a hotplug when edid changes (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Send a hotplug when edid changes (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Hook up GT power management (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Expose margin connector properties for underscan (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/guc: Fix detection of GuC submission in use   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Send a hotplug when edid changes (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Register state context definition for Gen12   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Vulkan performance query support (rev15)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915: add INTEL_NUM_PIPES() and use it   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Hook up GT power management (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/3] drm/i915: add INTEL_NUM_PIPES() and use it   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Future-proof DDC pin mapping   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/guc: Fix detection of GuC submission in use   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Register state context definition for Gen12   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Use refclk/2 as bypass frequency   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with drm/atomic: Take the atomic toys away from X (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with drm/atomic: Take the atomic toys away from X (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/8] drm/i915/firmware: Load v2.0.0 HuC for SKL   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/8] drm/i915/firmware: Load v2.0.0 HuC for SKL   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with drm/atomic: Take the atomic toys away from X (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with drm/atomic: Take the atomic toys away from X (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for CHV and i965   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Future-proof DDC pin mapping   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for adding gamma state checker for CHV and i965   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Set proper voltage level for 324 and 326.4 cdclks   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/connector: Allow max possible encoders to attach to a connector (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/connector: Allow max possible encoders to attach to a connector (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Account for CD2X divider in ICL+ vco calculation   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Use refclk/2 as bypass frequency   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/8] drm/i915/firmware: Load v2.0.0 HuC for SKL   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with drm/atomic: Take the atomic toys away from X (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for adding gamma state checker for CHV and i965   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Set proper voltage level for 324 and 326.4 cdclks   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/connector: Allow max possible encoders to attach to a connector (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Account for CD2X divider in ICL+ vco calculation   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Send a hotplug when edid changes (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Send a hotplug when edid changes (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Vulkan performance query support (rev16)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Send a hotplug when edid changes (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: List modes, regardless of encoder presence (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: List modes, regardless of encoder presence (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: List modes, regardless of encoder presence (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add more debug information to dp aux code   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for HuC updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for HuC updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Use engine relative LRIs on context setup (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add more debug information to dp aux code   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Implement Wa_1409142259   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for cdclk consolidation and rework for BXT-TGL   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for cdclk consolidation and rework for BXT-TGL   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for HuC updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Implement Wa_1409142259   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/execlists: Ignore lost completion events (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Ignore lost completion events (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Perform GGTT restore much earlier during resume (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Perform GGTT restore much earlier during resume (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Ignore lost completion events (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Remove incorrect BUG_ON for schedule-out   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSB enablement. (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DSB enablement. (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for DSB enablement. (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Perform GGTT restore much earlier during resume (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Remove incorrect BUG_ON for schedule-out   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DC3CO Support for TGL (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DC3CO Support for TGL (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for DC3CO Support for TGL (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/dp: Support for DP HDR outputs (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for cdclk consolidation and rework for BXT-TGL (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for cdclk consolidation and rework for BXT-TGL (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for cdclk consolidation and rework for BXT-TGL (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev8)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DC3CO Support for TGL (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for cdclk consolidation and rework for BXT-TGL (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DC3CO Support for TGL (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for DC3CO Support for TGL (rev8)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Remaining patches to enable Transcoder Port Sync for tiled displays   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Remaining patches to enable Transcoder Port Sync for tiled displays   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [CI,01/13] drm/i915: introduce a mechanism to extend execbuf2   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,01/13] drm/i915: introduce a mechanism to extend execbuf2   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,01/13] drm/i915: introduce a mechanism to extend execbuf2   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,01/13] drm/i915: introduce a mechanism to extend execbuf2   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,01/13] drm/i915: introduce a mechanism to extend execbuf2   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Vulkan performance query support (rev17)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Vulkan performance query support (rev17)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Vulkan performance query support (rev17)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915: add INTEL_NUM_PIPES() and use it (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/6] drm/i915/selftests: Take runtime wakeref for igt_ggtt_lowlevel   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/3] drm/i915: add INTEL_NUM_PIPES() and use it (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/6] drm/i915/selftests: Take runtime wakeref for igt_ggtt_lowlevel   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/ringbuffer: Flush writes before RING_TAIL update   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for CHV and i965 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for adding gamma state checker for CHV and i965 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: export color_differs   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Mark the modesetting wq as WQ_HIGHPRI   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Remaining patches to enable Transcoder Port Sync for tiled displays (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Remaining patches to enable Transcoder Port Sync for tiled displays (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for HuC updates (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: include GTT page-size info in error state   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for HuC updates (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Implement Wa_1409142259 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/ringbuffer: Flush writes before RING_TAIL update   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for adding gamma state checker for CHV and i965 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/i915: export color_differs   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/display: Mark the modesetting wq as WQ_HIGHPRI   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: include GTT page-size info in error state   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for HuC updates (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Clear STOP_RING bit on reset (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Implement Wa_1409142259 (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm: two planes with the same zpos have undefined ordering   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm: two planes with the same zpos have undefined ordering   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Keep forcewake always for now   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Tighten the timeout testing for partial mmaps   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Tighten the timeout testing for partial mmaps   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Clear STOP_RING bit on reset (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Use a high priority wq for nonblocking plane updates   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with drm/i915: Force compilation with intel-iommu for CI validation (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Few loose end intel_gt cleanups   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with drm/i915: Force compilation with intel-iommu for CI validation (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Few loose end intel_gt cleanups   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable rc6 for debugging   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for cdclk consolidation and rework for BXT-TGL (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for cdclk consolidation and rework for BXT-TGL (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for cdclk consolidation and rework for BXT-TGL (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for cdclk consolidation and rework for BXT-TGL (rev6)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm: two planes with the same zpos have undefined ordering   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable rc6 for debugging (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Keep forcewake always for now   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Tighten the timeout testing for partial mmaps   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Use a high priority wq for nonblocking plane updates   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/ttm: make ttm bo a gem bo subclass (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with drm/i915: Force compilation with intel-iommu for CI validation (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Make shrink/unshrink be atomic   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Few loose end intel_gt cleanups   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/guc: Enable guc logging on guc log relay write   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for cdclk consolidation and rework for BXT-TGL (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for HuC Updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for HuC Updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Disable rc6 for debugging (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Whitelist COMMON_SLICE_CHICKEN2 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Make shrink/unshrink be atomic   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/guc: Enable guc logging on guc log relay write   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for HuC Updates (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Whitelist COMMON_SLICE_CHICKEN2 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Put glk_cdclk_table   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Make i915_vma.flags atomic_t for mutex reduction   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: add INTEL_NUM_PIPES() and use it   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2] drm/i915/gt: Allow clobbering gpu resets if the display is off (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Don't mix srcu tag and negative error codes   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [v2] drm/i915/gt: Allow clobbering gpu resets if the display is off (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Don't mix srcu tag and negative error codes   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gvt: fix spelling mistake "resseting" -> "resetting"   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Squeeze iommu status into debugfs/i915_capabilities   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Disable read-only support   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable read-only support   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/display: Put glk_cdclk_table   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Make i915_vma.flags atomic_t for mutex reduction   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: add INTEL_NUM_PIPES() and use it   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/pmu: Skip busyness sampling when and where not needed   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/pmu: Skip busyness sampling when and where not needed   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Don't mix srcu tag and negative error codes   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/gvt: fix spelling mistake "resseting" -> "resetting"   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Squeeze iommu status into debugfs/i915_capabilities   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Disable read-only support   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/pmu: Skip busyness sampling when and where not needed   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/pmu: Use GT parked for estimating RC6 while asleep (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Disable FBC if BIOS reserved memory (stolen) is unavailable   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSB enablement. (rev6)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DSB enablement. (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dmc: Update ICL DMC version to v1.09   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DSB enablement. (rev6)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dp: Support for DP HDR outputs (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/pmu: Use GT parked for estimating RC6 while asleep (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: convert device info num_pipes to pipe_mask (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Disable FBC if BIOS reserved memory (stolen) is unavailable   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dmc: Update ICL DMC version to v1.09   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Mdev: support mutiple kinds of devices   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for DSB enablement. (rev6)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Mdev: support mutiple kinds of devices   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dp: Support for DP HDR outputs (rev6)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Show the logical context ring state on dumping (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915: Show the logical context ring state on dumping (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: convert device info num_pipes to pipe_mask (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Keep the engine awake while we keep for preemption   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/pmu: Use GT parked for estimating RC6 while asleep (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Fix i915_interrupt_info debugfs with display off on VLV   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Revert "drm/i915/userptr: Acquire the page lock around set_page_dirty()"   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/tgl: Disable preemption while being debugged (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/4] drm/i915/tgl: Introduce gen12 forcewake ranges (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915/tgl: Introduce gen12 forcewake ranges (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: introduce INTEL_DISPLAY_ENABLED()   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: introduce INTEL_DISPLAY_ENABLED()   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Don't mix srcu tag and negative error codes (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Mdev: support mutiple kinds of devices   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Don't mix srcu tag and negative error codes (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/2] drm/i915: Show the logical context ring state on dumping (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/4] drm/i915/tgl: Introduce gen12 forcewake ranges (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/guc: Enable guc logging on guc log relay write (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dp: Support for DP HDR outputs (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Keep the engine awake while we keep for preemption   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/pmu: Use GT parked for estimating RC6 while asleep (rev8)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Fix i915_interrupt_info debugfs with display off on VLV   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Revert "drm/i915/userptr: Acquire the page lock around set_page_dirty()"   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gt: Only unwedge if we can reset first   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/2] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DC3CO Support for TGL (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Don't mix srcu tag and negative error codes (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DC3CO Support for TGL (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: introduce INTEL_DISPLAY_ENABLED() (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: introduce INTEL_DISPLAY_ENABLED() (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Limit ourselves to just rcs0   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/print: add and use drm_debug_enabled()   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/3] drm/i915: Update Gen11 forcewake ranges   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: Update Gen11 forcewake ranges   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Limit ourselves to just rcs0 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Enable the blitter ring for basic igt support   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/guc: Enable guc logging on guc log relay write (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Enable stolen for iommu on snb/ivb   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Extracts from plane min cdclk/fp16 series   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Re-enable rc6   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for TGL TC enabling   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for TGL TC enabling   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/perf: Enable non-power-of-2 OA report sizes   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/perf: Enable non-power-of-2 OA report sizes   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/tgl: Introduce gen12 forcewake ranges   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Suspend pre-parser across GTT invalidations   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for DC3CO Support for TGL (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: introduce INTEL_DISPLAY_ENABLED() (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/print: add and use drm_debug_enabled()   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/3] drm/i915: Update Gen11 forcewake ranges   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/tgl: Limit ourselves to just rcs0 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Enable the blitter ring for basic igt support   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Extracts from plane min cdclk/fp16 series   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Re-enable rc6   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for TGL TC enabling   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/perf: Enable non-power-of-2 OA report sizes   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise CS TLB invalidation   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/tgl: Suspend pre-parser across GTT invalidations   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise CS TLB invalidation   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Exercise CS TLB invalidation   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Show the logical context ring state on dumping   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: stop conflating HAS_DISPLAY() and disabled display   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Verify the engine after acquiring the active.lock   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dp: Support for DP HDR outputs (rev8)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Verify the engine after acquiring the active.lock   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: stop conflating HAS_DISPLAY() and disabled display   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Adding YUV444 packed format support for skl+   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Adding YUV444 packed format support for skl+   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: fix SFC reset flow   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/guc: Enable guc logging on guc log relay write (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/cml: Add second PCH ID for CMP   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/cml: Add second PCH ID for CMP   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Adding YUV444 packed format support for skl+   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm: Handle connector tile support only for modes that match tile size   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: fix SFC reset flow   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915 vgpu PV to improve vgpu performance   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for i915 vgpu PV to improve vgpu performance   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/cml: Add second PCH ID for CMP   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm: Handle connector tile support only for modes that match tile size   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Lock signaler timeline while navigating   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Only apply a rmw mmio update if the value changes   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for i915 vgpu PV to improve vgpu performance   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Lock signaler timeline while navigating   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Only apply a rmw mmio update if the value changes   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for i915/gem_mmap_gtt: Run forked mmap tests on tgl   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for icl+ platforms   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for adding gamma state checker for icl+ platforms   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/kms: Duct-tape for mode object lifetime checks   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/kms: Duct-tape for mode object lifetime checks   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Clear Color Support for TGL Render Decompression   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Clear Color Support for TGL Render Decompression   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for icl+ platforms (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for adding gamma state checker for icl+ platforms (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add TigerLake bandwidth checking   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add TigerLake bandwidth checking   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Lock signaler timeline while navigating (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Extend Haswell GT1 PSMI workaround to all   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Extend Haswell GT1 PSMI workaround to all   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for i915/gem_mmap_gtt: Run forked mmap tests on tgl   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/kms: Duct-tape for mode object lifetime checks   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Clear Color Support for TGL Render Decompression   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Extend MI_SEMAPHORE_WAIT (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for adding gamma state checker for icl+ platforms (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add TigerLake bandwidth checking   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Fix S0ix/S3 suspend stress issue   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Lock signaler timeline while navigating (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSB enablement. (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DSB enablement. (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DSB enablement. (rev7)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Expose engine properties via sysfs   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Extend Haswell GT1 PSMI workaround to all   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Expose engine properties via sysfs   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add TigerLake bandwidth checking (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add TigerLake bandwidth checking (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Fix S0ix/S3 suspend stress issue   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Expose engine properties via sysfs (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add TigerLake bandwidth checking (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add TigerLake bandwidth checking (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915: Verify the engine after acquiring the active.lock   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/4] drm/i915: Verify the engine after acquiring the active.lock   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Verify the engine after acquiring the active.lock   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/cml: Add second PCH ID for CMP (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for DSB enablement. (rev7)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Allow set context SSEU on platforms after gen 11   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add TigerLake bandwidth checking (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Implement Wa_1406941453   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Future-proof DDC pin mapping   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for TGL TC enabling (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for TGL TC enabling (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: fix SFC reset flow (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Engine relative MMIO (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Allow set context SSEU on platforms after gen 11   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Docs: fix incorrect use of kernel-doc format in structure description.   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2,1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/tgl: Implement Wa_1406941453   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2,1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Future-proof DDC pin mapping   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for TGL TC enabling (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: fix SFC reset flow (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise CS TLB invalidation (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise CS TLB invalidation (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for video/hdmi: Fix AVI bar unpack   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: modeset probe/remove path refactoring   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/rect: Return scaling factor and error code separately   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: modeset probe/remove path refactoring   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/rect: Return scaling factor and error code separately   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Extract GT render sleep (rc6) management   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Extract GT render sleep (rc6) management   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Docs: fix incorrect use of kernel-doc format in structure description.   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for dma-buf: Implement simple read/write vfs ops   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Suspend pre-parser across GTT invalidations (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Create dumb buffer from LMEM   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for icl+ platforms (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for adding gamma state checker for icl+ platforms (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Move the SAMPLER_MODE setup into the context   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,v2,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,v2,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Exercise CS TLB invalidation (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for video/hdmi: Fix AVI bar unpack   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/3] drm/rect: Return scaling factor and error code separately   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Extract GT render sleep (rc6) management   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSB enablement. (rev8)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DSB enablement. (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DSB enablement. (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Suspend pre-parser across GTT invalidations (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for adding gamma state checker for icl+ platforms (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Revert "drm/i915/tgl: Implement Wa_1406941453"   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dp: Support for DP HDR outputs (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Move the SAMPLER_MODE setup into the context   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for mdev based hardware virtio offloading support   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for mdev based hardware virtio offloading support   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Prevent bonded requests from overtaking each other on preemption   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Prevent bonded requests from overtaking each other on preemption   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: save AUD_FREQ_CNTRL state at audio domain suspend   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add TigerLake bandwidth checking (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Docs: fix incorrect use of kernel-doc format in structure description. (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSB enablement. (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DSB enablement. (rev9)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DSB enablement. (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Mark contents as dirty on a write fault   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for treewide: remove unused argument in lock_release()   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/i915/guc: Enable guc logging on guc log relay write   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/i915/guc: Enable guc logging on guc log relay write   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,v2,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,v2,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap engines for rc6/powersaving   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2,1/6] drm/i915: add i915_driver_modeset_remove()   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2,1/6] drm/i915: add i915_driver_modeset_remove()   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for TGL TC enabling v2-CI   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for TGL TC enabling v2-CI (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for Revert "drm/i915/tgl: Implement Wa_1406941453"   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for mdev based hardware virtio offloading support   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Prevent bonded requests from overtaking each other on preemption   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: save AUD_FREQ_CNTRL state at audio domain suspend   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add TigerLake bandwidth checking (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Docs: fix incorrect use of kernel-doc format in structure description. (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for DSB enablement. (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/guc: Enable guc logging on guc log relay write   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Swap engines for rc6/powersaving   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/6] drm/i915: add i915_driver_modeset_remove()   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for adding gamma state checker for icl+ platforms (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for adding gamma state checker for icl+ platforms (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for TGL TC enabling v2-CI (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for adding gamma state checker for icl+ platforms (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Relax assertion for a pinned context image on reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Create dumb buffer from LMEM (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Allow gen11 to use over 32k long strides   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Allow gen11 to use over 32k long strides   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Gen12 E2E compression   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Gen12 E2E compression   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/5] drm/i915/execlists: Refactor -EIO markup of hung requests (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/4] drm/i915/execlists: Relax assertion for a pinned context image on reset   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/execlists: Relax assertion for a pinned context image on reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/4] drm/i915/execlists: Relax assertion for a pinned context image on reset   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Fix doc not corresponding to code   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Describe structure member in documentation   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for mdev based hardware virtio offloading support (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for mdev based hardware virtio offloading support (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Delete references to non-existing file   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with drm/i915/dp: Fix dsc bpp calculations, v4. (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Allow gen11 to use over 32k long strides   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for gpu: Fix Kconfig indentation   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for TGL TC enabling (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/4] drm/i915/execlists: Relax assertion for a pinned context image on reset   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Fix doc not corresponding to code   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Engine relative MMIO (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Clear Color Support for TGL Render Decompression (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Clear Color Support for TGL Render Decompression (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Describe structure member in documentation   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for mdev based hardware virtio offloading support (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Add Pipe D cursor ctrl register for Gen12   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add Pipe D cursor ctrl register for Gen12 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add Pipe D cursor ctrl register for Gen12 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for TGL TC enabling (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for i915/gem_map_gtt: Escape from slow forked GTT access   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/print: add and use drm_debug_enabled() (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Engine relative MMIO (rev9)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for mdev based hardware virtio offloading support (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for mdev based hardware virtio offloading support (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add Pipe D cursor ctrl register for Gen12 (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for Revert "drm/i915/color: Extract icl_read_luts()"   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev5)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap engines for no rc6/rps (gpu powersave and reclocking)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/6] drm/i915/tgl: Add initial dkl pll support   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/dp: Fix DP MST error after unplugging TypeC cable (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Add memory type decoding for bandwidth checking   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for i915/gem_map_gtt: Escape from slow forked GTT access   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dp: Fix DP MST error after unplugging TypeC cable (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/print: add and use drm_debug_enabled() (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for mdev based hardware virtio offloading support (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for Revert "drm/i915/color: Extract icl_read_luts()"   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Small joiner RAM buffer size is platform-specific   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev5)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/27] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [01/27] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [01/27] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Swap engines for no rc6/rps (gpu powersave and reclocking)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap rps disable for rc6 disable   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/execlists: Simplify gen12_csb_parse   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/dp/mst: Reduce nested ifs   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/dp/mst: Reduce nested ifs   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/edid: Add new modes from CTA-861-G (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/6] drm/i915/tgl: Add initial dkl pll support   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/edid: Add new modes from CTA-861-G (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap rps disable for rc6 disable (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Don't skip debug messages when dp link config fails   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Add memory type decoding for bandwidth checking   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for DC3CO Support for TGL (rev10)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dp: Fix DP MST error after unplugging TypeC cable (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise concurrent submission to all engines   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise concurrent submission to all engines   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Small joiner RAM buffer size is platform-specific   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dmc: Update ICL DMC version to v1.09 (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915: Extract SAGV block time function   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: Extract SAGV block time function   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add feature flag for platforms with DRAM   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add feature flag for platforms with DRAM   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for Panel rotation patches (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/huc: fix version parsing from CSS header   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for GuC engine reset support   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [01/27] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for TGL TC enabling (rev4)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Small joiner RAM buffer size is platform-specific (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v11,1/2] drm/i915: Introduce async plane update to i915   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Small joiner RAM buffer size is platform-specific (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev11)   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DC3CO Support for TGL (rev11)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for DC3CO Support for TGL (rev11)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: warning for DC3CO Support for TGL (rev11)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Restrict qgv points which don't have enough bandwidth. (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/execlists: Simplify gen12_csb_parse   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/dp/mst: Reduce nested ifs   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/edid: Add new modes from CTA-861-G (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/6] drm/i915: Define explicit wedged on init reset state   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/6] drm/i915: Define explicit wedged on init reset state   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Gen12 E2E compression (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Swap rps disable for rc6 disable (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Gen12 E2E compression (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Acquire locks with interrupts disabled   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Acquire locks with interrupts disabled   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Don't skip debug messages when dp link config fails   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/6] drm/i915: Define explicit wedged on init reset state (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/6] drm/i915: Define explicit wedged on init reset state (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/perf: Fix use of kernel-doc format in structure members   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Fix doc not corresponding to code (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Exercise concurrent submission to all engines   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/3] drm/i915: Define explicit wedged on init reset state   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dmc: Update ICL DMC version to v1.09 (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Delegate our irq handler to a thread   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Update references to previously renamed files   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev12)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/i915: Extract SAGV block time function   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DC3CO Support for TGL (rev12)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915: Delegate our irq handler to a thread   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/3] drm/i915: Delegate our irq handler to a thread   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Add feature flag for platforms with DRAM   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/huc: fix version parsing from CSS header   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for GuC engine reset support   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [v11,1/2] drm/i915: Introduce async plane update to i915   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/4] drm/i915/tc: Update DP_MODE programming   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Small joiner RAM buffer size is platform-specific (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/i915: Prepare to split crtc state in uapi and hw state (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Acquire locks with interrupts disabled   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/perf: Fix use of kernel-doc format in structure members   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Fix doc not corresponding to code (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/3] drm/i915: Create dumb buffer from LMEM (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/3] drm/i915: Define explicit wedged on init reset state   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Extract GT render sleep (rc6) management (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Extract GT render sleep (rc6) management (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Update references to previously renamed files   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Update references to previously renamed files (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for DC3CO Support for TGL (rev12)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/5] drm/i915: Switch intel_legacy_cursor_update() to intel_ types   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/5] drm/i915: Switch intel_legacy_cursor_update() to intel_ types   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/userptr: Never allow userptr into the mappable GGTT   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gt: Only unwedge if we can reset first (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/userptr: Never allow userptr into the mappable GGTT   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/4] drm/i915/tc: Update DP_MODE programming   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for LMEM basics   Patchwork
• [Intel-gfx] ✗ Fi.CI.SPARSE: warning for LMEM basics   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for LMEM basics   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/guc: Update H2G enable logging action definition   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/selftests: Provide a mock GPU reset routine   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Do not try to sanitize mock HW   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: Pass intel_gt to has-reset?   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Extract GT render sleep (rc6) management (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Update references to previously renamed files (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/3] drm/i915: Add microcontrollers documentation section   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Clear Color Support for TGL Render Decompression (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.BAT: failure for Clear Color Support for TGL Render Decompression (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,v2,1/2] drm/i915: Move SAGV block time to dev_priv   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,v2,1/2] drm/i915: Move SAGV block time to dev_priv   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/5] drm/i915: Switch intel_legacy_cursor_update() to intel_ types   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/gt: Only unwedge if we can reset first (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/userptr: Never allow userptr into the mappable GGTT   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/userptr: Never allow userptr into the mappable GGTT (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/userptr: Never allow userptr into the mappable GGTT (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for LMEM basics   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/guc: Update H2G enable logging action definition   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [v3,1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Do not try to sanitize mock HW   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/i915: Pass intel_gt to has-reset?   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,v2,1/2] drm/i915: Move SAGV block time to dev_priv   Patchwork
• [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/userptr: Never allow userptr into the mappable GGTT (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Initialise breadcrumb lists on the virtual engine   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Initialise breadcrumb lists on the virtual engine   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise context switching in parallell (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise context switching in parallell (rev2)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for RFT drm/i915/tgl: Re-enable rps   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for RFT drm/i915/tgl: Re-enable rps   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise context switching in parallell (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/rect: Add drm_rect_translate_to()   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for lib/string-choice: add yesno(), onoff(), enableddisabled(), plural() helpers   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise context switching in parallell (rev3)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for lib/string-choice: add yesno(), onoff(), enableddisabled(), plural() helpers   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Exercise context switching in parallell (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Exercise context switching in parallell (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Exercise context switching in parallell (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for RFT drm/i915/tgl: Re-enable rps   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/4] drm/rect: Add drm_rect_translate_to()   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for Make is_signed_type() simpler   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for lib/string-choice: add yesno(), onoff(), enableddisabled(), plural() helpers   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for DC3CO Support for TGL (rev13)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Refuse modes with hdisplay==4096 on pre-HSW DP (rev2)   Patchwork
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/selftests: Exercise context switching in parallell (rev4)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Fix g4x sprite scaling stride check with GTT remapping   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Patchwork
• [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/tgl: Add sysfs interface to control class-of-service (rev3)   Patchwork
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for CRTC background color (rev8)   Patchwork
• [Intel-gfx] ✓ Fi.CI.BAT: success for CRTC background color (rev8)   Patchwork
• [Intel-gfx] [PATCH v2 00/27] DP MST Refactors + debugging tools + suspend/resume reprobing   Lyude Paul
• [Intel-gfx] [PATCH v2 25/27] drm/dp_mst: Add basic topology reprobing when resuming   Lyude Paul
• [Intel-gfx] [PATCH 2/2] drm/doc: Improve docs around connector (un)registration   Lyude Paul
• [Intel-gfx] [PATCH 1/3] drm/dp/mst: Reduce nested ifs   Lyude Paul
• [Intel-gfx] [PATCH 2/3] drm/dp/mst: Handle arbitrary DP_LINK_BW values   Lyude Paul
• [Intel-gfx] [PATCH 3/3] drm/dp/mst: Replace the fixed point thing with straight calculation   Lyude Paul
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Sean Paul
• [Intel-gfx] [PATCH 1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled   Sean Paul
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Sean Paul
• [Intel-gfx] [PATCH v2 25/27] drm/dp_mst: Add basic topology reprobing when resuming   Sean Paul
• [Intel-gfx] ✓ Fi.CI.IGT: success for cdclk consolidation and rework for BXT-TGL (rev6)   Peres, Martin
• [Intel-gfx] [PATCH] drm/i915: Squeeze iommu status into debugfs/i915_capabilities   Martin Peres
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Run forked mmap tests on tgl   Martin Peres
• [Intel-gfx] [PATCH] drm/i915: Enable stolen for iommu on snb/ivb   Martin Peres
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Allow set context SSEU on platforms after gen 11   Martin Peres
• [Intel-gfx] [PATCH RESEND 00/14] Next round of associating ddc adapters with connectors   Andrzej Pietrasiewicz
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Laurent Pinchart
• [Intel-gfx] [PATCH v16 04/13] drm/i915/perf: store the associated engine of a stream   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH v16 03/13] drm/i915/perf: drop list of streams   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH v16 06/13] drm/i915/perf: move perf types to their own header   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 0/3] drm/i915/perf: Enable non-power-of-2 OA report sizes   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 1/3] drm/i915/perf: rework aging tail workaround   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 3/3] drm/i915/perf: Add the report format with a non-power-of-2 size   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Umesh Nerlige Ramappa
• [Intel-gfx] [PATCH 2/3] drm/i915/perf: Add support for report sizes that are not power of 2   Umesh Nerlige Ramappa
• [Intel-gfx] [Nouveau] [PATCH v6 08/17] drm/ttm: use gem vma_node   Thierry Reding
• [Intel-gfx] [PATCH] video/hdmi: Fix AVI bar unpack   Thierry Reding
• [Intel-gfx] [PATCH v2 00/21] drm/dp: Various helper improvements and cleanups   Thierry Reding
• [Intel-gfx] [PULL] drm-misc-next-fixes   Maxime Ripard
• [Intel-gfx] [PULL] drm-misc-next-fixes   Maxime Ripard
• [Intel-gfx] [PULL] drm-misc-next-fixes   Maxime Ripard
• [Intel-gfx] [PATCH 5/6] iommu/intel: Declare Broadwell igfx dmar support snafu   Joerg Roedel
• [Intel-gfx] [igt-dev] [PATCH i-g-t] tests/kms_panel_fitting: Fix plane scaling avoidance on gen7/gen8   Matt Roper
• [Intel-gfx] [PATCH v3 2/7] drm/i915/tgl: Access the right register when handling PSR interruptions   Matt Roper
• [Intel-gfx] [PATCH v3 3/7] drm/i915: protect access to DP_TP_* on non-dp   Matt Roper
• [Intel-gfx] [PATCH v3 4/7] drm/i915/tgl: move DP_TP_* to transcoder   Matt Roper
• [Intel-gfx] [PATCH v3 1/7] drm/i915/psr: Only handle interruptions of the transcoder in use   Matt Roper
• [Intel-gfx] [PATCH v3 1/7] drm/i915/psr: Only handle interruptions of the transcoder in use   Matt Roper
• [Intel-gfx] [PATCH v3 5/7] drm/i915/tgl: disable SAGV temporarily   Matt Roper
• [Intel-gfx] [PATCH v3 6/7] drm/i915/tgl: add gen12 to stolen initialization   Matt Roper
• [Intel-gfx] [PATCH v6 3/5] drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespace   Matt Roper
• [Intel-gfx] [PATCH 3/6] drm/i915: protect access to DP_TP_* on non-dp   Matt Roper
• [Intel-gfx] [PATCH 1/2] drm/i915: Apply FBC WA for TGL too   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Convert ICL-style DSI to use phy namespace   Matt Roper
• [Intel-gfx] [PATCH 1/2] drm/i915: Future-proof DDC pin mapping   Matt Roper
• [Intel-gfx] [PATCH 2/2] drm/i915: Unify ICP and MCC hotplug pin tables   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/tgl: Use refclk/2 as bypass frequency   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Set proper voltage level for 324 and 326.4 cdclks   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Account for CD2X divider in ICL+ vco calculation   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/tgl: Use refclk/2 as bypass frequency   Matt Roper
• [Intel-gfx] [PATCH 0/8] cdclk consolidation and rework for BXT-TGL   Matt Roper
• [Intel-gfx] [PATCH 1/8] drm/i915: Consolidate bxt/cnl/icl cdclk readout   Matt Roper
• [Intel-gfx] [PATCH 2/8] drm/i915: Use literal representation of cdclk tables   Matt Roper
• [Intel-gfx] [PATCH 3/8] drm/i915: Combine bxt_set_cdclk and cnl_set_cdclk   Matt Roper
• [Intel-gfx] [PATCH 4/8] drm/i915: Kill cnl_sanitize_cdclk()   Matt Roper
• [Intel-gfx] [PATCH 5/8] drm/i915: Consolidate {bxt, cnl, icl}_uninit_cdclk   Matt Roper
• [Intel-gfx] [PATCH 6/8] drm/i915: Add calc_voltage_level display vfunc   Matt Roper
• [Intel-gfx] [PATCH 7/8] drm/i915: Enhance cdclk sanitization   Matt Roper
• [Intel-gfx] [PATCH 8/8] drm/i915: Consolidate {bxt, cnl, icl}_init_cdclk   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/tgl: Implement Wa_1409142259   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/tgl: Implement Wa_1409142259   Matt Roper
• [Intel-gfx] [PATCH 2/8] drm/i915: Use literal representation of cdclk tables   Matt Roper
• [Intel-gfx] [PATCH 2/8] drm/i915: Use literal representation of cdclk tables   Matt Roper
• [Intel-gfx] [PATCH i-g-t] tests/kms_rotation_crc: Switch to one-shot CRC collection   Matt Roper
• [Intel-gfx] [PATCH v4 0/8] cdclk consolidation and rework for BXT-TGL   Matt Roper
• [Intel-gfx] [PATCH v4 1/8] drm/i915: Consolidate bxt/cnl/icl cdclk readout   Matt Roper
• [Intel-gfx] [PATCH v4 2/8] drm/i915: Use literal representation of cdclk tables   Matt Roper
• [Intel-gfx] [PATCH v4 3/8] drm/i915: Combine bxt_set_cdclk and cnl_set_cdclk   Matt Roper
• [Intel-gfx] [PATCH v4 4/8] drm/i915: Kill cnl_sanitize_cdclk()   Matt Roper
• [Intel-gfx] [PATCH v4 5/8] drm/i915: Consolidate {bxt, cnl, icl}_uninit_cdclk   Matt Roper
• [Intel-gfx] [PATCH v4 6/8] drm/i915: Add calc_voltage_level display vfunc   Matt Roper
• [Intel-gfx] [PATCH v4 7/8] drm/i915: Enhance cdclk sanitization   Matt Roper
• [Intel-gfx] [PATCH v4 8/8] drm/i915: Consolidate {bxt, cnl, icl}_init_cdclk   Matt Roper
• [Intel-gfx] [PATCH v5 1/8] drm/i915: Consolidate bxt/cnl/icl cdclk readout   Matt Roper
• [Intel-gfx] [PATCH v5 2/8] drm/i915: Use literal representation of cdclk tables   Matt Roper
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Gen-12 render decompression   Matt Roper
• [Intel-gfx] ✓ Fi.CI.IGT: success for cdclk consolidation and rework for BXT-TGL (rev6)   Matt Roper
• [Intel-gfx] [PATCH 1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk   Matt Roper
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Matt Roper
• [Intel-gfx] [PATCH 3/4] drm/i915: Reuse cnl_modeset_calc_cdclk() on icl+   Matt Roper
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove duplicated bxt/cnl/icl .modeset_calc_cdclk() funcs   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Matt Roper
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Matt Roper
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Adding YUV444 packed format support for skl+   Matt Roper
• [Intel-gfx] [CI] drm/i915/cml: Add second PCH ID for CMP   Matt Roper
• [Intel-gfx] [PATCH 1/2] drm/i915: Future-proof DDC pin mapping   Matt Roper
• [Intel-gfx] [PATCH 2/2] drm/i915: Unify ICP and MCC hotplug pin tables   Matt Roper
• [Intel-gfx] [PATCH 2/2] drm/i915: Unify ICP and MCC hotplug pin tables   Matt Roper
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Implement Wa_1409142259   Matt Roper
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Matt Roper
• [Intel-gfx] [PATCH v3 5/9] drm/i915/tgl: re-indent code to prepare for DKL changes   Matt Roper
• [Intel-gfx] [PATCH 03/23] drm/i915: Prepare to split crtc state in uapi and hw state   Matt Roper
• [Intel-gfx] [PATCH 04/23] drm/i915: Handle a few more cases for hw/sw split   Matt Roper
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Matt Roper
• [Intel-gfx] [PATCH 06/23] drm/i915: Get rid of crtc_state->fb_changed   Matt Roper
• [Intel-gfx] [PATCH 07/23] drm/i915: Remove begin/finish_crtc_commit.   Matt Roper
• [Intel-gfx] [PATCH 08/23] drm/i915: Rename planar linked plane variables   Matt Roper
• [Intel-gfx] [PATCH 09/23] drm/i915: Do not add all planes when checking scalers on glk+   Matt Roper
• [Intel-gfx] [PATCH 10/23] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid()   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Small joiner RAM buffer size is platform-specific   Matt Roper
• [Intel-gfx] [PATCH 10/23] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid()   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Don't skip debug messages when dp link config fails   Matt Roper
• [Intel-gfx] [PATCH] drm/i915: Don't skip debug messages when dp link config fails   Matt Roper
• [Intel-gfx] [PATCH 3/4] drm/i915: Complete sw/hw split, v2.   Matt Roper
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Matt Roper
• [Intel-gfx] [CI] drm/i915: Small joiner RAM buffer size is platform-specific   Matt Roper
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Small joiner RAM buffer size is platform-specific (rev2)   Matt Roper
• [Intel-gfx] [PATCH 11/23] drm/i915: Try to make bigjoiner work in atomic check.   Matt Roper
• [Intel-gfx] [PATCH 12/23] drm/i915: Enable big joiner support in enable and disable sequences.   Matt Roper
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Small joiner RAM buffer size is platform-specific   Matt Roper
• [Intel-gfx] [PATCH 12/23] drm/i915: Enable big joiner support in enable and disable sequences.   Matt Roper
• [Intel-gfx] [PATCH 13/23] drm/i915: Make hardware readout work on i915.   Matt Roper
• [Intel-gfx] [PATCH 14/23] drm/i915: Prepare update_slave() for bigjoiner plane updates   Matt Roper
• [Intel-gfx] [PATCH v7 0/3] CRTC background color   Matt Roper
• [Intel-gfx] [PATCH v7 1/3] drm: Add CRTC background color property   Matt Roper
• [Intel-gfx] [PATCH v7 2/3] drm/i915/gen9+: Add support for pipe background color   Matt Roper
• [Intel-gfx] [PATCH v7 3/3] drm/i915: Add background color hardware readout and state check   Matt Roper
• [Intel-gfx] [PATCH i-g-t] tests/kms_crtc_background_color: overhaul to match upstream ABI (v5.1)   Matt Roper
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Steven Rostedt
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Steven Rostedt
• [Intel-gfx] [PATCH 2/2] drm/mm: Pack allocated/scanned boolean into a bitfield   Ruhl, Michael J
• [Intel-gfx] [PATCH 04/22] drm/i915/region: support continuous allocations   Ruhl, Michael J
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Ruhl, Michael J
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   S, Srinivasan
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   S, Srinivasan
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   S, Srinivasan
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   S, Srinivasan
• [Intel-gfx] ✓ Fi.CI.IGT: success for cdclk consolidation and rework for BXT-TGL (rev6)   Saarinen, Jani
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Saarinen, Jani
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Saarinen, Jani
• [Intel-gfx] [PATCH v6 3/7] drm: Add DisplayPort colorspace property   Saarinen, Jani
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Saarinen, Jani
• [Intel-gfx] [v4][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Saarinen, Jani
• [Intel-gfx] [PATCH] Revert "drm/i915/color: Extract icl_read_luts()"   Saarinen, Jani
• [Intel-gfx] [PATCH] drm: two planes with the same zpos have undefined ordering   Simon Ser
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Shankar, Uma
• [Intel-gfx] [PATCH v4 5/7] drm/i915: Add new GMP register size for GEN11   Shankar, Uma
• [Intel-gfx] [PATCH v2 5/6] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Shankar, Uma
• [Intel-gfx] [PATCH v4 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Shankar, Uma
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Shankar, Uma
• [Intel-gfx] [PATCH v4 02/10] drm/i915/dsb: DSB context creation.   Sharma, Shashank
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v4 08/10] drm/i915/dsb: Enable gamma lut programming using DSB.   Sharma, Shashank
• [Intel-gfx] [RFC 0/2] Enable Nearest-neighbor for Integer mode scaling   Shashank Sharma
• [Intel-gfx] [RFC 1/2] drm/i915: Indicate integer up-scaling ratios   Shashank Sharma
• [Intel-gfx] [RFC 2/2] drm/i915: Pick nearest-neighbor mode for integer scaling ratios   Shashank Sharma
• [Intel-gfx] [RFC 0/2] Enable Nearest-neighbor for Integer mode scaling   Sharma, Shashank
• [Intel-gfx] [RFC 1/2] drm/i915: Indicate integer up-scaling ratios   Sharma, Shashank
• [Intel-gfx] [RFC 1/2] drm/i915: Indicate integer up-scaling ratios   Sharma, Shashank
• [Intel-gfx] [RFC 0/2] Enable Nearest-neighbor for Integer mode scaling   Sharma, Shashank
• [Intel-gfx] [PATCH v5 02/11] drm/i915/dsb: DSB context creation.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 03/11] drm/i915/dsb: single register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 04/11] drm/i915/dsb: Indexed register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 06/11] drm/i915/dsb: functions to enable/disable DSB engine.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 07/11] drm/i915/dsb: function to trigger workload execution of DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 08/11] drm/i915/dsb: added dsb refcount to synchronize between get/put.   Sharma, Shashank
• [Intel-gfx] [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 01/10] drm/i915/dsb: feature flag added for display state buffer.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 02/10] drm/i915/dsb: DSB context creation.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 04/10] drm/i915/dsb: Indexed register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 03/10] drm/i915/dsb: single register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 05/10] drm/i915/dsb: Check DSB engine status.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 06/10] drm/i915/dsb: functions to enable/disable DSB engine.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v6 09/10] drm/i915/dsb: Enable DSB for gen12.   Sharma, Shashank
• [Intel-gfx] [PATCH v7 07/10] drm/i915/dsb: function to trigger workload execution of DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v7 10/10] drm/i915/dsb: Documentation for DSB.   Sharma, Shashank
• [Intel-gfx] [PATCH v7 04/10] drm/i915/dsb: Indexed register write function for DSB.   Sharma, Shashank
• [Intel-gfx] [v10][PATCH 0/8] drm/i915: adding state checker for gamma lut values   Swati Sharma
• [Intel-gfx] [v10][PATCH 1/8] drm/i915/display: Add func to get gamma bit precision   Swati Sharma
• [Intel-gfx] [v10][PATCH 2/8] drm/i915/display: Add debug log for color parameters   Swati Sharma
• [Intel-gfx] [v10][PATCH 3/8] drm/i915/display: Add func to compare hw/sw gamma lut   Swati Sharma
• [Intel-gfx] [v10][PATCH 4/8] drm/i915/display: Add macro to compare gamma hw/sw lut   Swati Sharma
• [Intel-gfx] [v10][PATCH 5/8] drm/i915/display: Extract i9xx_read_luts()   Swati Sharma
• [Intel-gfx] [v10][PATCH 6/8] drm/i915/display: Extract ilk_read_luts()   Swati Sharma
• [Intel-gfx] [v10][PATCH 7/8] drm/i915/display: Extract glk_read_luts()   Swati Sharma
• [Intel-gfx] [v10][PATCH 8/8] FOR_TESTING_ONLY: Print rgb values of hw and sw blobs   Swati Sharma
• [Intel-gfx] [PATCH 0/3] adding gamma state checker for CHV and i965   Swati Sharma
• [Intel-gfx] [PATCH 1/3] drm/i915/display: Add gamma precision function for CHV   Swati Sharma
• [Intel-gfx] [PATCH 2/3] drm/i915/display: Extract i965_read_luts()   Swati Sharma
• [Intel-gfx] [PATCH 3/3] drm/i915/display: Extract chv_read_luts()   Swati Sharma
• [Intel-gfx] [v2][PATCH 0/3] adding gamma state checker for CHV and i965   Swati Sharma
• [Intel-gfx] [v2][PATCH 1/3] drm/i915/display: Add gamma precision function for CHV   Swati Sharma
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract i965_read_luts()   Swati Sharma
• [Intel-gfx] [v2][PATCH 3/3] drm/i915/display: Extract chv_read_luts()   Swati Sharma
• [Intel-gfx] [v2][PATCH 0/2] adding gamma state checker for icl+ platforms   Swati Sharma
• [Intel-gfx] [v2][PATCH 1/2] drm/i915/display: Fix formatting issues   Swati Sharma
• [Intel-gfx] [v2][PATCH 2/2] drm/i915/display: Extract icl_read_luts()   Swati Sharma
• [Intel-gfx] [v2][PATCH 0/3] adding gamma state checker for icl+ platforms   Swati Sharma
• [Intel-gfx] [v2][PATCH 1/3] drm/i915/display: Fix formatting issues   Swati Sharma
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract icl_read_luts()   Swati Sharma
• [Intel-gfx] [v2][PATCH 3/3] FOR_TESTING_ONLY: Print rgb values of hw and sw blobs   Swati Sharma
• [Intel-gfx] [v3][PATCH 0/3] adding gamma state checker for icl+ platforms   Swati Sharma
• [Intel-gfx] [v3][PATCH 1/3] drm/i915/color: Fix formatting issues   Swati Sharma
• [Intel-gfx] [v3][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Swati Sharma
• [Intel-gfx] [v3][PATCH 3/3] FOR_TESTING_ONLY: Print rgb values of hw and sw blobs   Swati Sharma
• [Intel-gfx] [v4][PATCH 0/3] adding gamma state checker for icl+ platforms   Swati Sharma
• [Intel-gfx] [v4][PATCH 1/3] drm/i915/color: Fix formatting issues   Swati Sharma
• [Intel-gfx] [v4][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Swati Sharma
• [Intel-gfx] [v4][PATCH 3/3] FOR_TESTING_ONLY: Print rgb values of hw and sw blobs   Swati Sharma
• [Intel-gfx] [PATCH] Revert "drm/i915/color: Extract icl_read_luts()"   Swati Sharma
• [Intel-gfx] [v10][PATCH 0/8] drm/i915: adding state checker for gamma lut values   Sharma, Swati2
• [Intel-gfx] [v9][PATCH 03/11] drm/i915/display: Add func to compare hw/sw gamma lut   Sharma, Swati2
• [Intel-gfx] [v2][PATCH 0/3] adding gamma state checker for CHV and i965   Sharma, Swati2
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract icl_read_luts()   Sharma, Swati2
• [Intel-gfx] [v2][PATCH 2/3] drm/i915/display: Extract icl_read_luts()   Sharma, Swati2
• [Intel-gfx] [v4][PATCH 1/3] drm/i915/color: Fix formatting issues   Sharma, Swati2
• [Intel-gfx] [v4][PATCH 2/3] drm/i915/color: Extract icl_read_luts()   Sharma, Swati2
• [Intel-gfx] [RFC PATCH] drm/i915: Hook up GT power management   Andi Shyti
• [Intel-gfx] [PATCH i-g-t 1/6] lib: Fix gem_measure_ring_inflight   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 2/6] i915/gem_ctx_shared: Prebind both context images   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 3/6] i915/gem_tiled_swapped: Tweak mlocked size   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 4/6] Add i915/gem_ctx_persistence   Andi Shyti
• [Intel-gfx] [PATCH i-g-t] i915/gem_tiled_swapping: Tweak mlocked size   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915: Hook up GT power management   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915/tgl: Register state context definition for Gen12   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915: Hook up GT power management   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 1/3] i915/gem_eio: Race kms on/off vs reset   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 2/3] Force spin-batch to cause a hang as required   Andi Shyti
• [Intel-gfx] [igt-dev] [PATCH i-g-t 3/3] kms_busy: Replace fiddling with hangcheck modparam with explicit fence   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915: Extract GT render sleep (rc6) management   Andi Shyti
• [Intel-gfx] [PATCH i-g-t] i915/gem_eio: Include non-context based tests for older kms testing   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915/execlists: Simplify gen12_csb_parse   Andi Shyti
• [Intel-gfx] [PATCH i-g-t] i915/pm_rpm: Include breadcrumbs in the kernel log before i915.ko reloads   Andi Shyti
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Provide a mock GPU reset routine   Andi Shyti
• [Intel-gfx] [PATCH 2/2] drm/i915/selftests; Do not try to sanitize mock HW   Andi Shyti
• [Intel-gfx] [PATCH 1/3] drm/i915: Pass intel_gt to has-reset?   Andi Shyti
• [Intel-gfx] [PATCH 2/3] drm/i915/selftests: Distinguish mock device from no wakeref   Andi Shyti
• [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Provide a mock GPU reset routine   Andi Shyti
• [Intel-gfx] [PATCH] drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Andi Shyti
• [Intel-gfx] [PATCH 0/2] drm/i915: Acquire locks with interrupts disabled   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH 1/2] drm/i915: Don't disable interrupts for intel_engine_breadcrumbs_irq()   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH 2/2] drm/i915: Drop the IRQ-off asserts   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Sebastian Andrzej Siewior
• [Intel-gfx] [PATCH] drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   Gaurav K Singh
• [Intel-gfx] [PATCH] drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   Gaurav K Singh
• [Intel-gfx] [PATCH] drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   Gaurav K Singh
• [Intel-gfx] [PATCH] drm/i915: Fix S0ix/S3 suspend stress issue   Gaurav K Singh
• [Intel-gfx] [PATCH] drm/i915: Fix S0ix/S3 suspend stress issue   Singh, Gaurav K
• [Intel-gfx] [PATCH] drm/vblank: Document and fix vblank count barrier semantics   Rodrigo Siqueira
• [Intel-gfx] [PATCH 2/3] drm/vkms: Use wait_for_flip_done   Rodrigo Siqueira
• [Intel-gfx] [PATCH 3/3] drm/vkms: Reduce critical section in vblank_simulate   Rodrigo Siqueira
• [Intel-gfx] [PATCH] drm/vblank: Document and fix vblank count barrier semantics   Rodrigo Siqueira
• [Intel-gfx] [Nouveau] [PATCH v6 08/17] drm/ttm: use gem vma_node   Ben Skeggs
• [Intel-gfx] [PATCH 0/6] Tiger Lake batch 3.5 v2   José Roberto de Souza
• [Intel-gfx] [PATCH 1/6] drm/i915/psr: Only handle interruptions of the transcoder in use   José Roberto de Souza
• [Intel-gfx] [PATCH 2/6] drm/i915/tgl: Access the right register when handling PSR interruptions   José Roberto de Souza
• [Intel-gfx] [PATCH 3/6] drm/i915: protect access to DP_TP_* on non-dp   José Roberto de Souza
• [Intel-gfx] [PATCH 4/6] drm/i915/tgl: move DP_TP_* to transcoder   José Roberto de Souza
• [Intel-gfx] [PATCH 5/6] drm/i915/tgl: disable SAGV temporarily   José Roberto de Souza
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: add gen12 to stolen initialization   José Roberto de Souza
• [Intel-gfx] [PATCH 1/2] drm/i915: Apply FBC WA for TGL too   José Roberto de Souza
• [Intel-gfx] [PATCH 2/2] drm/i915/mst: Do not hardcoded the crtcs that encoder can connect   José Roberto de Souza
• [Intel-gfx] [PATCH v2] drm/connector: Allow max possible encoders to attach to a connector   José Roberto de Souza
• [Intel-gfx] [PATCH v2.1] drm/connector: Allow max possible encoders to attach to a connector   José Roberto de Souza
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   José Roberto de Souza
• [Intel-gfx] [PATCH 2/2] drm/connector: Allow max possible encoders to attach to a connector   José Roberto de Souza
• [Intel-gfx] [PATCH 1/4] drm/i915/tgl: Add missing ddi clock select during DP init sequence   José Roberto de Souza
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: TC helper function to return pin mapping   José Roberto de Souza
• [Intel-gfx] [PATCH 3/4] drm/i915/tgl: Finish modular FIA support on registers   José Roberto de Souza
• [Intel-gfx] [PATCH 4/4] drm/i915/tgl: Fix driver crash when update_active_dpll is called   José Roberto de Souza
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   José Roberto de Souza
• [Intel-gfx] [PATCH 2/2] drm/connector: Allow max possible encoders to attach to a connector   José Roberto de Souza
• [Intel-gfx] [PATCH 00/14] TGL TC enabling   José Roberto de Souza
• [Intel-gfx] [PATCH 01/14] drm/i915/tgl: Add missing ddi clock select during DP init sequence   José Roberto de Souza
• [Intel-gfx] [PATCH 02/14] drm/i915/tgl: TC helper function to return pin mapping   José Roberto de Souza
• [Intel-gfx] [PATCH 03/14] drm/i915/tgl: Finish modular FIA support on registers   José Roberto de Souza
• [Intel-gfx] [PATCH 04/14] drm/i915/tgl: Fix driver crash when update_active_dpll is called   José Roberto de Souza
• [Intel-gfx] [PATCH 05/14] drm/i915/tgl: Add dkl phy registers   José Roberto de Souza
• [Intel-gfx] [PATCH 06/14] drm/i915/tgl: Add initial dkl pll support   José Roberto de Souza
• [Intel-gfx] [PATCH 07/14] drm/i915/tgl: Add support for dkl pll write   José Roberto de Souza
• [Intel-gfx] [PATCH 08/14] drm/i915/tgl: Add dkl phy programming sequences   José Roberto de Souza
• [Intel-gfx] [PATCH 09/14] drm/i915/icl: Unify disable and enable phy clock gating functions   José Roberto de Souza
• [Intel-gfx] [PATCH 10/14] drm/i915/tgl: Fix dkl phy register space addressing   José Roberto de Souza
• [Intel-gfx] [PATCH 11/14] drm/i915/tgl: Check the UC health of tc controllers after power on   José Roberto de Souza
• [Intel-gfx] [PATCH 12/14] drm/i915: Add dkl phy pll calculations   José Roberto de Souza
• [Intel-gfx] [PATCH 13/14] drm/i915/tgl: Use dkl pll hardcoded values   José Roberto de Souza
• [Intel-gfx] [PATCH 14/14] drm/i915/tgl: initialize TC and TBT ports   José Roberto de Souza
• [Intel-gfx] [PATCH CI 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   José Roberto de Souza
• [Intel-gfx] [PATCH CI 2/2] drm/connector: Allow max possible encoders to attach to a connector   José Roberto de Souza
• [Intel-gfx] [PATCH v2 00/13] TGL TC enabling v2   José Roberto de Souza
• [Intel-gfx] [PATCH v2 01/13] drm/i915/tgl: Add missing ddi clock select during DP init sequence   José Roberto de Souza
• [Intel-gfx] [PATCH v2 02/13] drm/i915/tgl: Finish modular FIA support on registers   José Roberto de Souza
• [Intel-gfx] [PATCH v2 03/13] drm/i915/tgl/pll: Set update_active_dpll   José Roberto de Souza
• [Intel-gfx] [PATCH v2 04/13] drm/i915/tgl: Add dkl phy registers   José Roberto de Souza
• [Intel-gfx] [PATCH v2 05/13] drm/i915/tgl: Add initial dkl pll support   José Roberto de Souza
• [Intel-gfx] [PATCH v2 06/13] drm/i915/tgl: Add support for dkl pll write   José Roberto de Souza
• [Intel-gfx] [PATCH v2 07/13] drm/i915/tgl: TC helper function to return pin mapping   José Roberto de Souza
• [Intel-gfx] [PATCH v2 08/13] drm/i915/tgl: Add dkl phy programming sequences   José Roberto de Souza
• [Intel-gfx] [PATCH v2 09/13] drm/i915/icl: Unify disable and enable phy clock gating functions   José Roberto de Souza
• [Intel-gfx] [PATCH v2 10/13] drm/i915/tgl: Check the UC health of tc controllers after power on   José Roberto de Souza
• [Intel-gfx] [PATCH v2 11/13] drm/i915/tgl: Add dkl phy pll calculations   José Roberto de Souza
• [Intel-gfx] [PATCH v2 12/13] drm/i915/tgl: Fix dkl link training   José Roberto de Souza
• [Intel-gfx] [PATCH v2 13/13] drm/i915/tgl: initialize TC and TBT ports   José Roberto de Souza
• [Intel-gfx] [PATCH CI 0/6] TGL TC enabling v2-CI   José Roberto de Souza
• [Intel-gfx] [PATCH CI 1/6] drm/i915/tgl: Add missing ddi clock select during DP init sequence   José Roberto de Souza
• [Intel-gfx] [PATCH CI 2/6] drm/i915/tgl: Finish modular FIA support on registers   José Roberto de Souza
• [Intel-gfx] [PATCH CI 3/6] drm/i915/tgl/pll: Set update_active_dpll   José Roberto de Souza
• [Intel-gfx] [PATCH CI 4/6] drm/i915/tgl: Add dkl phy registers   José Roberto de Souza
• [Intel-gfx] [PATCH CI 5/6] drm/i915/icl: Unify disable and enable phy clock gating functions   José Roberto de Souza
• [Intel-gfx] [PATCH CI 6/6] drm/i915/tgl: Check the UC health of tc controllers after power on   José Roberto de Souza
• [Intel-gfx] [PATCH v3 0/9] TGL TC enabling v3   José Roberto de Souza
• [Intel-gfx] [PATCH v3 1/9] drm/i915/tgl: Add initial dkl pll support   José Roberto de Souza
• [Intel-gfx] [PATCH v3 2/9] drm/i915/tgl: Add support for dkl pll write   José Roberto de Souza
• [Intel-gfx] [PATCH v3 3/9] drm/i915/tgl: TC helper function to return pin mapping   José Roberto de Souza
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   José Roberto de Souza
• [Intel-gfx] [PATCH v3 5/9] drm/i915/tgl: re-indent code to prepare for DKL changes   José Roberto de Souza
• [Intel-gfx] [PATCH v3 6/9] drm/i915/tgl: Add dkl phy pll calculations   José Roberto de Souza
• [Intel-gfx] [PATCH v3 7/9] drm/i915/tgl: Fix dkl link training   José Roberto de Souza
• [Intel-gfx] [PATCH v3 8/9] drm/i915/tgl: Return the mg/dkl pll as DDI clock for new TC ports   José Roberto de Souza
• [Intel-gfx] [PATCH v3 9/9] drm/i915/tgl: initialize TC and TBT ports   José Roberto de Souza
• [Intel-gfx] [PATCH CI 1/6] drm/i915/tgl: Add initial dkl pll support   José Roberto de Souza
• [Intel-gfx] [PATCH CI 2/6] drm/i915/tgl: Add support for dkl pll write   José Roberto de Souza
• [Intel-gfx] [PATCH CI 3/6] drm/i915/tgl: TC helper function to return pin mapping   José Roberto de Souza
• [Intel-gfx] [PATCH CI 4/6] drm/i915/tgl: re-indent code to prepare for DKL changes   José Roberto de Souza
• [Intel-gfx] [PATCH CI 5/6] drm/i915/tgl: Add dkl phy pll calculations   José Roberto de Souza
• [Intel-gfx] [PATCH CI 6/6] drm/i915/tgl: Return the mg/dkl pll as DDI clock for new TC ports   José Roberto de Souza
• [Intel-gfx] [PATCH v4 0/4] TGL TC enabling v4   José Roberto de Souza
• [Intel-gfx] [PATCH v4 1/4] drm/i915/tc: Update DP_MODE programming   José Roberto de Souza
• [Intel-gfx] [PATCH v4 2/4] drm/i915/tgl: Add dkl phy programming sequences   José Roberto de Souza
• [Intel-gfx] [PATCH v4 3/4] drm/i915/tgl: Fix dkl link training   José Roberto de Souza
• [Intel-gfx] [PATCH v4 4/4] drm/i915/tgl: initialize TC and TBT ports   José Roberto de Souza
• [Intel-gfx] [PATCH CI 1/4] drm/i915/tc: Update DP_MODE programming   José Roberto de Souza
• [Intel-gfx] [PATCH CI 2/4] drm/i915/tgl: Add dkl phy programming sequences   José Roberto de Souza
• [Intel-gfx] [PATCH CI 3/4] drm/i915/tgl: Fix dkl link training   José Roberto de Souza
• [Intel-gfx] [PATCH CI 4/4] drm/i915/tgl: initialize TC and TBT ports   José Roberto de Souza
• [Intel-gfx] [PATCH] drm/i915: disable set/get_tiling ioctl on gen12+   Souza, Jose
• [Intel-gfx] [PATCH] Revert "drm/i915: Fix DP-MST crtc_mask"   Souza, Jose
• [Intel-gfx] [PATCH v3 6/7] drm/i915/tgl: add gen12 to stolen initialization   Souza, Jose
• [Intel-gfx] [PATCH v3 1/7] drm/i915/psr: Only handle interruptions of the transcoder in use   Souza, Jose
• [Intel-gfx] [PATCH v3 5/7] drm/i915/tgl: disable SAGV temporarily   Souza, Jose
• [Intel-gfx] [PATCH v3 3/7] drm/i915: protect access to DP_TP_* on non-dp   Souza, Jose
• [Intel-gfx] [PATCH] drm/i915: disable set/get_tiling ioctl on gen12+   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: disable set/get_tiling ioctl on gen12+ (rev2)   Souza, Jose
• [Intel-gfx] [PATCH v3 4/7] drm/i915/tgl: move DP_TP_* to transcoder   Souza, Jose
• [Intel-gfx] [PATCH v3 4/7] drm/i915/tgl: move DP_TP_* to transcoder   Souza, Jose
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Apply FBC WA for TGL too   Souza, Jose
• [Intel-gfx] [PATCH 1/4] drm/i915: add INTEL_NUM_PIPES() and use it   Souza, Jose
• [Intel-gfx] [PATCH 2/4] drm/i915: convert device info num_pipes to pipe_mask   Souza, Jose
• [Intel-gfx] [PATCH 4/4] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Souza, Jose
• [Intel-gfx] [PATCH 3/4] drm/i915: introduce INTEL_DISPLAY_ENABLED()   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for Tiger Lake batch 3.5 (rev2)   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Apply FBC WA for TGL too   Souza, Jose
• [Intel-gfx] [PATCH v2] drm/connector: Allow max possible encoders to attach to a connector   Souza, Jose
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Souza, Jose
• [Intel-gfx] [PATCH] drm/i915/dmc: Update ICL DMC version to v1.09   Souza, Jose
• [Intel-gfx] [PATCH 1/4] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Souza, Jose
• [Intel-gfx] [PATCH 02/14] drm/i915/tgl: TC helper function to return pin mapping   Souza, Jose
• [Intel-gfx] [PATCH 04/14] drm/i915/tgl: Fix driver crash when update_active_dpll is called   Souza, Jose
• [Intel-gfx] [PATCH 03/14] drm/i915/tgl: Finish modular FIA support on registers   Souza, Jose
• [Intel-gfx] [PATCH] drm/i915: Fix S0ix/S3 suspend stress issue   Souza, Jose
• [Intel-gfx] [PATCH 10/14] drm/i915/tgl: Fix dkl phy register space addressing   Souza, Jose
• [Intel-gfx] [PATCH] drm/i915: Set proper voltage level for 324 and 326.4 cdclks   Souza, Jose
• [Intel-gfx] [PATCH 1/2] drm/i915: Future-proof DDC pin mapping   Souza, Jose
• [Intel-gfx] [PATCH 2/2] drm/i915: Unify ICP and MCC hotplug pin tables   Souza, Jose
• [Intel-gfx] [PATCH v2 01/13] drm/i915/tgl: Add missing ddi clock select during DP init sequence   Souza, Jose
• [Intel-gfx] [PATCH v2 10/13] drm/i915/tgl: Check the UC health of tc controllers after power on   Souza, Jose
• [Intel-gfx] [PATCH v2 11/13] drm/i915/tgl: Add dkl phy pll calculations   Souza, Jose
• [Intel-gfx] [PATCH v2 08/13] drm/i915/tgl: Add dkl phy programming sequences   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for TGL TC enabling v2-CI (rev2)   Souza, Jose
• [Intel-gfx] [PATCH v3 1/9] drm/i915/tgl: Add initial dkl pll support   Souza, Jose
• [Intel-gfx] [PATCH v3 4/9] drm/i915/tgl: Add dkl phy programming sequences   Souza, Jose
• [Intel-gfx] [PATCH v3 7/9] drm/i915/tgl: Fix dkl link training   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/6] drm/i915/tgl: Add initial dkl pll support   Souza, Jose
• [Intel-gfx] [PATCH v4 1/4] drm/i915/tc: Update DP_MODE programming   Souza, Jose
• [Intel-gfx] [PATCH v4 2/4] drm/i915/tgl: Add dkl phy programming sequences   Souza, Jose
• [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [CI,1/4] drm/i915/tc: Update DP_MODE programming   Souza, Jose
• [Intel-gfx] [PATCH] drm/i915/tgl: Register state context definition for Gen12   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Register state context definition for Gen12   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/8] drm/i915/firmware: Load v2.0.0 HuC for SKL   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Register state context definition for Gen12   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 0/9] HuC updates   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/9] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Implement Wa_1409142259   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Implement Wa_1409142259   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Daniele Ceraolo Spurio
• [Intel-gfx] [RFC] drm/i915/guc: Enable guc logging on guc log relay write   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Implement Wa_1409142259   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update GuC and HuC firmware naming convention   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/4] drm/i915/tgl: Introduce gen12 forcewake ranges   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Disable preemption while being debugged   Daniele Ceraolo Spurio
• [Intel-gfx] [RFC] drm/i915/guc: Enable guc logging on guc log relay write   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/3] drm/i915: Update Gen11 forcewake ranges   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH v2] drm/i915: fix SFC reset flow   Daniele Ceraolo Spurio
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Daniele Ceraolo Spurio
• [Intel-gfx] [CI 1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Daniele Ceraolo Spurio
• [Intel-gfx] [CI 2/2] HAX: force enable_guc=2   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915: disable set/get_tiling ioctl on gen12+   Daniele Ceraolo Spurio
• [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [CI,1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Daniele Ceraolo Spurio
• [Intel-gfx] [CI] drm/i915/dmc: Update ICL DMC version to v1.09   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/huc: fix version parsing from CSS header   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/huc: fix version parsing from CSS header   Daniele Ceraolo Spurio
• [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/dmc: Update ICL DMC version to v1.09 (rev2)   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/guc: Update H2G enable logging action definition   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 1/3] drm/i915: Add microcontrollers documentation section   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 2/3] drm/i915/guc: improve documentation   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH 3/3] drm/i915/huc: improve documentation   Daniele Ceraolo Spurio
• [Intel-gfx] [PATCH] drm/i915/tgl: Implement Wa_1409142259   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Implement Wa_1409142259   Radhakrishna Sripada
• [Intel-gfx] [PATCH v3 21/23] drm/i915/tgl: Gen-12 render decompression   Sripada, Radhakrishna
• [Intel-gfx] [PATCH 0/6] Clear Color Support for TGL Render Decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH 1/6] drm/framebuffer/tgl: Format modifier for Intel Gen-12 render compression   Radhakrishna Sripada
• [Intel-gfx] [PATCH 2/6] drm/i915/tgl: Gen-12 render decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH 3/6] drm/framebuffer/tgl: Format modifier for Intel Gen-12 media compression   Radhakrishna Sripada
• [Intel-gfx] [PATCH 4/6] drm/i915/tgl: Gen-12 media compression   Radhakrishna Sripada
• [Intel-gfx] [PATCH 5/6] drm/framebuffer/tgl: Format modifier for Intel Gen 12 render compression with Clear Color   Radhakrishna Sripada
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Implement Wa_1409142259   Sripada, Radhakrishna
• [Intel-gfx] [PATCH 6/6] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Sripada, Radhakrishna
• [Intel-gfx] [PATCH v2 00/11] Clear Color Support for TGL Render Decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 01/11] drm/framebuffer: Format modifier for Intel Gen-12 render compression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 02/11] drm/i915: Use intel_tile_height() instead of re-implementing   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 03/11] drm/i915: Move CCS stride alignment W/A inside intel_fb_stride_alignment   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 04/11] drm/i915/tgl: Gen-12 render decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 05/11] drm/i915: Extract framebufer CCS offset checks into a function   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 06/11] drm/framebuffer: Format modifier for Intel Gen-12 media compression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 07/11] drm/i915: Skip rotated offset adjustment for unsupported modifiers   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 08/11] drm/fb: Extend format_info member arrays to handle four planes   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 09/11] Gen-12 display can decompress surfaces compressed by the media engine.   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 10/11] drm/framebuffer/tgl: Format modifier for Intel Gen 12 render compression with Clear Color   Radhakrishna Sripada
• [Intel-gfx] [PATCH v2 11/11] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Radhakrishna Sripada
• [Intel-gfx] [PATCH v3 11/11] drm/i915/tgl: Add Clear Color supoort for TGL Render Decompression   Radhakrishna Sripada
• [Intel-gfx] PR - HuC Updates and ICL DMC v1.09   Srivatsa, Anusha
• [Intel-gfx] [PATCH 1/8] drm/i915/firmware: Load v2.0.0 HuC for SKL   Anusha Srivatsa
• [Intel-gfx] [PATCH 2/8] drm/i915/firmware: Load v2.0.0 HuC for BXT   Anusha Srivatsa
• [Intel-gfx] [PATCH 3/8] drm/i915/firmware: Load v4.0.0 HuC for KBL   Anusha Srivatsa
• [Intel-gfx] [PATCH 4/8] drm/i915/firmware: Load v4.0.0 HuC for GLK   Anusha Srivatsa
• [Intel-gfx] [PATCH 5/8] drm/i915/firmware: CFL uses KBL firmware   Anusha Srivatsa
• [Intel-gfx] [PATCH 6/8] drm/i915/firmware: Load v9.0.0 HuC for ICL   Anusha Srivatsa
• [Intel-gfx] [PATCH 7/8] drm/i915/firmware: Load v4.0.0 HuC for CML   Anusha Srivatsa
• [Intel-gfx] [PATCH 8/8] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] [PATCH 0/9] HuC updates   Anusha Srivatsa
• [Intel-gfx] [PATCH 1/9] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Anusha Srivatsa
• [Intel-gfx] [PATCH 2/9] drm/i915/firmware: Load v2.0.0 HuC for SKL   Anusha Srivatsa
• [Intel-gfx] [PATCH 3/9] drm/i915/firmware: Load v2.0.0 HuC for BXT   Anusha Srivatsa
• [Intel-gfx] [PATCH 4/9] drm/i915/firmware: Load v4.0.0 HuC for KBL   Anusha Srivatsa
• [Intel-gfx] [PATCH 5/9] drm/i915/firmware: Load v4.0.0 HuC for GLK   Anusha Srivatsa
• [Intel-gfx] [PATCH 6/9] drm/i915/firmware: CFL uses KBL firmware   Anusha Srivatsa
• [Intel-gfx] [PATCH 7/9] drm/i915/firmware: Load v9.0.0 HuC for ICL   Anusha Srivatsa
• [Intel-gfx] [PATCH 8/9] drm/i915/firmware: Load v4.0.0 HuC for CML   Anusha Srivatsa
• [Intel-gfx] [PATCH 9/9] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] [PATCH 0/2] HuC updates   Anusha Srivatsa
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Anusha Srivatsa
• [Intel-gfx] [PATCH 2/2] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Srivatsa, Anusha
• [Intel-gfx] [PATCH 0/2] HuC Updates   Anusha Srivatsa
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update GuC and HuC firmware naming convention   Anusha Srivatsa
• [Intel-gfx] [PATCH 2/2] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] [PATCH] drm/i915/dmc: Update ICL DMC version to v1.09   Anusha Srivatsa
• [Intel-gfx] i915 firmware updates - PR for CML guc,huc; TGL DMC and Gen9-Gen11 HuC Updates   Srivatsa, Anusha
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Anusha Srivatsa
• [Intel-gfx] [PATCH 2/2] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] [CI 1/2] drm/i915/uc: Update HuC firmware naming convention and load latest HuC   Anusha Srivatsa
• [Intel-gfx] [CI 2/2] HAX: force enable_guc=2   Anusha Srivatsa
• [Intel-gfx] i915 firmware updates (CMl- GuC,HuC; TGL-DMC,ICL-DMC, HuC Updates-SKL,BXT,KBL,GLK,ICL)   Srivatsa, Anusha
• [Intel-gfx] [PATCH 3/9] drm/etnaviv: use drm_debug_enabled() to check for debug categories   Lucas Stach
• [Intel-gfx] [PATCH 9/9] drm/i915: Expand subslice mask   Summers, Stuart
• [Intel-gfx] [PATCH 1/2] drm/i915: Show the logical context ring state on dumping   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Stuart Summers
• [Intel-gfx] [PATCH 9/9] drm/i915: Expand subslice mask   Summers, Stuart
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Allow set context SSEU on platforms after gen 11   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Summers, Stuart
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: s/ss/eu fuse reading support   Summers, Stuart
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Add memory type decoding for bandwidth checking   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Add feature flag for platforms with DRAM   Stuart Summers
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Add memory type decoding for bandwidth checking   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915/huc: fix version parsing from CSS header   Summers, Stuart
• [Intel-gfx] [PATCH] drm/i915: Add feature flag for platforms with DRAM   Summers, Stuart
• [Intel-gfx] [PATCH 1/2] drm/edid: Don't look for CEA data blocks in CEA ext block rev < 3   Ville Syrjala
• [Intel-gfx] [PATCH 2/2] drm/edid: Have cea_db_offsets() zero start/end when the data block collection isn't found   Ville Syrjala
• [Intel-gfx] [PATCH] Revert "drm/i915: Fix DP-MST crtc_mask"   Ville Syrjala
• [Intel-gfx] [PATCH 00/15] drm/i915: Expose margin connector properties for underscan   Ville Syrjala
• [Intel-gfx] [PATCH 01/15] drm/edid: Add drm_hdmi_avi_infoframe_bars()   Ville Syrjala
• [Intel-gfx] [PATCH 02/15] drm/i915: Parametrize PFIT_PIPE   Ville Syrjala
• [Intel-gfx] [PATCH 03/15] drm/i915: Replace some accidental I915_READ_FW()s with the normal version   Ville Syrjala
• [Intel-gfx] [PATCH 04/15] drm/i915: Fix skl+ non-scaled pfit modes   Ville Syrjala
• [Intel-gfx] [PATCH 05/15] drm/i915: Flatten a bunch of the pfit functions   Ville Syrjala
• [Intel-gfx] [PATCH 06/15] drm/i915: Use drm_rect to store the pfit window pos/size   Ville Syrjala
• [Intel-gfx] [PATCH 07/15] drm/i915: Check pipe source size against pfit limits   Ville Syrjala
• [Intel-gfx] [PATCH 08/15] drm/i915: Check pfit scaling factors   Ville Syrjala
• [Intel-gfx] [PATCH 09/15] drm/i915: Check pfit minimum timings   Ville Syrjala
• [Intel-gfx] [PATCH 10/15] drm/i915: s/pipe_config/crtc_state/ in pfit functions   Ville Syrjala
• [Intel-gfx] [PATCH 11/15] drm/i915: Pass connector state to pfit calculations   Ville Syrjala
• [Intel-gfx] [PATCH 12/15] drm/i915: Have pfit calculations return an error code   Ville Syrjala
• [Intel-gfx] [PATCH 13/15] drm/i915: Expose margin properties on ilk+ HDMI   Ville Syrjala
• [Intel-gfx] [PATCH 14/15] drm/i915: Expose margin properties on ilk+ DP SST   Ville Syrjala
• [Intel-gfx] [PATCH 15/15] drm/i915: Expose margin properties on DP MST   Ville Syrjala
• [Intel-gfx] [PATCH v2 07/15] drm/i915: Check pipe source size against pfit limits   Ville Syrjala
• [Intel-gfx] [PATCH v2 08/15] drm/i915: Check pfit scaling factors   Ville Syrjala
• [Intel-gfx] [PATCH v2 09/15] drm/i915: Check pfit minimum timings   Ville Syrjala
• [Intel-gfx] [PATCH 1/2] drm/i915: Bump skl+ max plane width to 5k for linear/x-tiled   Ville Syrjala
• [Intel-gfx] [PATCH 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Ville Syrjala
• [Intel-gfx] [PATCH] drm/i915: Use a high priority wq for nonblocking plane updates   Ville Syrjala
• [Intel-gfx] [PATCH 1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk   Ville Syrjala
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Ville Syrjala
• [Intel-gfx] [PATCH 3/4] drm/i915: Reuse cnl_modeset_calc_cdclk() on icl+   Ville Syrjala
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove duplicated bxt/cnl/icl .modeset_calc_cdclk() funcs   Ville Syrjala
• [Intel-gfx] [PATCH] drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Ville Syrjala
• [Intel-gfx] [PATCH 0/4] drm/i915: Extracts from plane min cdclk/fp16 series   Ville Syrjala
• [Intel-gfx] [PATCH 1/4] drm/i915: Replace is_planar_yuv_format() with drm_format_info_is_yuv_semiplanar()   Ville Syrjala
• [Intel-gfx] [PATCH 2/4] drm/i915: Allow downscale factor of <3.0 on glk+ for all formats   Ville Syrjala
• [Intel-gfx] [PATCH 3/4] drm/i915: Extract intel_modeset_calc_cdclk()   Ville Syrjala
• [Intel-gfx] [PATCH 4/4] drm/i915: s/pipe_config/crtc_state/ in intel_crtc_atomic_check()   Ville Syrjala
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Ville Syrjala
• [Intel-gfx] [PATCH] video/hdmi: Fix AVI bar unpack   Ville Syrjala
• [Intel-gfx] [PATCH 1/3] drm/rect: Return scaling factor and error code separately   Ville Syrjala
• [Intel-gfx] [PATCH 2/3] drm/atomic: Pimp the debugs for scaling fails   Ville Syrjala
• [Intel-gfx] [PATCH 3/3] drm/atomic-helper: Improve drm_atomic_helper_check_plane_state() debugs   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 00/21] Compiler warn elimination   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 01/21] sna: Use -Wno-clobbered   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 02/21] sna: Shut up more compiler warns   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 03/21] sna: undef FontSetPrivate() before redefining it   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 04/21] sna: Replace fall through comments with standard form   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 05/21] sna: Annotate more fall throughs   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 06/21] sna: Add sna_br13_color_depth()   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 07/21] sna/fb: Eliminate implicit fallthrough   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 08/21] uxa: Use named initializers   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 09/21] Avoid missing initializer warning   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 10/21] sna: Use named initializers   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 11/21] sna: Increase the size of the path name buffer a bit   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 12/21] sna: Use memcmp() to avoid strict aliasing warns   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 13/21] sna: Avoid strict aliasing violations with glyphinfo   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 14/21] sna/fb: Use memcpy() to avoid strict aliasing violations   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 15/21] xvmc: Eliminate strict aliasing violations   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 16/21] sna/fb: Initialize xoff/yoff   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 17/21] sna: Use -Wno-maybe-uninitialized   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 18/21] sna: Get rid of -Wno-shift-negative-value   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 19/21] uxa: Get rid of -Wno-shift-negative-value   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 20/21] tools: Get rid of -Wno-sign-compare   Ville Syrjala
• [Intel-gfx] [PATCH xf86-video-intel 21/21] sna: Fix compiler warnings due to DrawablePtr vs. PixmapPtr   Ville Syrjala
• [Intel-gfx] [PATCH v3 0/4] drm/edid: Add new modes from CTA-861-G   Ville Syrjala
• [Intel-gfx] [PATCH v3 1/4] drm/edid: Abstract away cea_edid_modes[]   Ville Syrjala
• [Intel-gfx] [PATCH v3 2/4] drm/edid: Add CTA-861-G modes with VIC >= 193   Ville Syrjala
• [Intel-gfx] [PATCH v3 3/4] drm/edid: Throw away the dummy VIC 0 cea mode   Ville Syrjala
• [Intel-gfx] [PATCH v3 4/4] drm/edid: Make sure the CEA mode arrays have the correct amount of modes   Ville Syrjala
• [Intel-gfx] [PATCH 1/3] drm/dp/mst: Reduce nested ifs   Ville Syrjala
• [Intel-gfx] [PATCH 2/3] drm/dp/mst: Handle arbitrary DP_LINK_BW values   Ville Syrjala
• [Intel-gfx] [PATCH 3/3] drm/dp/mst: Replace the fixed point thing with straight calculation   Ville Syrjala
• [Intel-gfx] [PATCH 1/5] drm/i915: Switch intel_legacy_cursor_update() to intel_ types   Ville Syrjala
• [Intel-gfx] [PATCH 2/5] drm/i915: Prepare the connector/encoder mask eadout for hw vs. uapi state split   Ville Syrjala
• [Intel-gfx] [PATCH 2/5] drm/i915: Prepare the connector/encoder mask readout for hw vs. uapi state split   Ville Syrjala
• [Intel-gfx] [PATCH 3/5] drm/i915: Prepare the mode readout for hw vs. uapi state split   Ville Syrjala
• [Intel-gfx] [PATCH 4/5] drm/i915: Add intel_atomic_crtc_state_for_each_plane_state()   Ville Syrjala
• [Intel-gfx] [PATCH 5/5] drm/i915: Add intel_atomic_add_affected_planes()   Ville Syrjala
• [Intel-gfx] [PATCH 1/4] drm/rect: Add drm_rect_translate_to()   Ville Syrjala
• [Intel-gfx] [PATCH 2/4] drm/rect: Add drm_rect_init()   Ville Syrjala
• [Intel-gfx] [PATCH 3/4] drm/i915: Use drm_rect_translate_to()   Ville Syrjala
• [Intel-gfx] [PATCH 4/4] drm/i915: Use drm_rect_init()   Ville Syrjala
• [Intel-gfx] [PATCH] drm/i915: Fix g4x sprite scaling stride check with GTT remapping   Ville Syrjala
• [Intel-gfx] [PATCH] drm/i915: Replace obj->pin_global with obj->frontbuffer   Ville Syrjälä
• [Intel-gfx] [PATCH v2 2/6] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Ville Syrjälä
• [Intel-gfx] [PATCH v2 3/6] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] [igt-dev] [PATCH i-g-t] tests/kms_panel_fitting: Fix plane scaling avoidance on gen7/gen8   Ville Syrjälä
• [Intel-gfx] [RFC 0/2] Enable Nearest-neighbor for Integer mode scaling   Ville Syrjälä
• [Intel-gfx] [RFC 0/2] Enable Nearest-neighbor for Integer mode scaling   Ville Syrjälä
• [Intel-gfx] [PATCH] Revert "drm/i915: Fix DP-MST crtc_mask"   Ville Syrjälä
• [Intel-gfx] [PATCH v3 3/7] drm/i915: protect access to DP_TP_* on non-dp   Ville Syrjälä
• [Intel-gfx] ✗ Fi.CI.IGT: failure for Revert "drm/i915: Fix DP-MST crtc_mask"   Ville Syrjälä
• [Intel-gfx] [PATCH 2/2] drm/i915/mst: Do not hardcoded the crtcs that encoder can connect   Ville Syrjälä
• [Intel-gfx] [PATCH 02/19] drm/atomic-helper: Make crtc helper funcs optional   Ville Syrjälä
• [Intel-gfx] [PATCH 0/4] drm/i915: deconflate display disable from no display   Ville Syrjälä
• [Intel-gfx] [PATCH v2 07/15] drm/i915: Check pipe source size against pfit limits   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Convert ICL-style DSI to use phy namespace   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Account for CD2X divider in ICL+ vco calculation   Ville Syrjälä
• [Intel-gfx] [PATCH v2] drm/connector: Allow max possible encoders to attach to a connector   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/tgl: Use refclk/2 as bypass frequency   Ville Syrjälä
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] [v9][PATCH 03/11] drm/i915/display: Add func to compare hw/sw gamma lut   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Ville Syrjälä
• [Intel-gfx] [PATCH v4 3/7] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Ville Syrjälä
• [Intel-gfx] [PATCH 08/10] drm/i915: Do not add all planes when checking scalers on glk+   Ville Syrjälä
• [Intel-gfx] [PATCH 2/2] drm/edid: Have cea_db_offsets() zero start/end when the data block collection isn't found   Ville Syrjälä
• [Intel-gfx] [PATCH 1/8] drm/i915: Consolidate bxt/cnl/icl cdclk readout   Ville Syrjälä
• [Intel-gfx] [PATCH 3/8] drm/i915: Combine bxt_set_cdclk and cnl_set_cdclk   Ville Syrjälä
• [Intel-gfx] [PATCH 4/8] drm/i915: Kill cnl_sanitize_cdclk()   Ville Syrjälä
• [Intel-gfx] [PATCH 5/8] drm/i915: Consolidate {bxt, cnl, icl}_uninit_cdclk   Ville Syrjälä
• [Intel-gfx] [PATCH 6/8] drm/i915: Add calc_voltage_level display vfunc   Ville Syrjälä
• [Intel-gfx] [PATCH 7/8] drm/i915: Enhance cdclk sanitization   Ville Syrjälä
• [Intel-gfx] [PATCH 8/8] drm/i915: Consolidate {bxt, cnl, icl}_init_cdclk   Ville Syrjälä
• [Intel-gfx] [PATCH 2/8] drm/i915: Use literal representation of cdclk tables   Ville Syrjälä
• [Intel-gfx] [PATCH v4 1/8] drm/i915: Consolidate bxt/cnl/icl cdclk readout   Ville Syrjälä
• [Intel-gfx] [PATCH v4 2/8] drm/i915: Use literal representation of cdclk tables   Ville Syrjälä
• [Intel-gfx] [PATCH v4 2/8] drm/i915: Use literal representation of cdclk tables   Ville Syrjälä
• [Intel-gfx] [PATCH v5 2/8] drm/i915: Use literal representation of cdclk tables   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/display: Put glk_cdclk_table   Ville Syrjälä
• [Intel-gfx] [PATCH 05/19] drm/i915: Allow downscale factor of <3.0 on glk+ for all formats   Ville Syrjälä
• [Intel-gfx] [PATCH v2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Fix memory type read in bandwidth calc   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Disable FBC if BIOS reserved memory (stolen) is unavailable   Ville Syrjälä
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations.   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/gt: Only unwedge if we can reset first   Ville Syrjälä
• [Intel-gfx] [PATCH v7 3/7] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] drivers/gpu/drm/i915/display/intel_display.c:3934 skl_plane_stride() error: testing array offset 'color_plane' after use.   Ville Syrjälä
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Ville Syrjälä
• [Intel-gfx] [PATCH v1] drm/i915: Add TigerLake bandwidth checking   Ville Syrjälä
• [Intel-gfx] [PATCH v2] drm/i915: Add TigerLake bandwidth checking   Ville Syrjälä
• [Intel-gfx] [PATCH v8 3/7] drm: Add DisplayPort colorspace property   Ville Syrjälä
• [Intel-gfx] [PATCH v8 6/7] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata   Ville Syrjälä
• [Intel-gfx] [PATCH v8 2/7] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA   Ville Syrjälä
• [Intel-gfx] [PATCH 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Ville Syrjälä
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   Ville Syrjälä
• [Intel-gfx] [PATCH v2 2/2] drm/i915: Don't advertise modes that exceed the max plane size   Ville Syrjälä
• [Intel-gfx] [PATCH i-g-t 1/3] i915/gem_eio: Race kms on/off vs reset   Ville Syrjälä
• [Intel-gfx] [PATCH 02/19] drm/atomic-helper: Make crtc helper funcs optional   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/tgl: Add memory type decoding for bandwidth checking   Ville Syrjälä
• [Intel-gfx] [PATCH v2] drm/i915: Restrict qgv points which don't have enough bandwidth.   Ville Syrjälä
• [Intel-gfx] [PATCH 10/12] drm/i915: Document ILK+ pipe csc matrix better   Ville Syrjälä
• [Intel-gfx] [PATCH] video/hdmi: Fix AVI bar unpack   Ville Syrjälä
• [Intel-gfx] [PATCH v9 0/8] drm/i915/dp: Support for DP HDR outputs   Ville Syrjälä
• [Intel-gfx] [PATCH 01/23] drm/i915/dp: Fix dsc bpp calculations, v2.   Ville Syrjälä
• [Intel-gfx] [drm-intel:drm-intel-next-queued 6/7] drivers/gpu/drm/i915/display/intel_color.c:1576 ilk_read_lut_10() error: potential null dereference 'blob'. (drm_property_create_blob returns null)   Ville Syrjälä
• [Intel-gfx] [PATCH 00/12] drm/i915: YCbCr output fixes and prep work for YCbCr 4:4:4 output   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v3.   Ville Syrjälä
• [Intel-gfx] [igt-dev] [PATCH i-g-t] i915/gem_render_copy: Add hang detector   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v4.   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v4.   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Describe structure member in documentation   Ville Syrjälä
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Ville Syrjälä
• [Intel-gfx] [PATCH 1/2] drm/i915/dp: Fix dsc bpp calculations, v5.   Ville Syrjälä
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Ville Syrjälä
• [Intel-gfx] [PATCH 09/23] drm/i915: Do not add all planes when checking scalers on glk+   Ville Syrjälä
• [Intel-gfx] [PATCH 05/23] drm/i915: Complete sw/hw split   Ville Syrjälä
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Ville Syrjälä
• [Intel-gfx] [PATCH v3 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Ville Syrjälä
• [Intel-gfx] [PATCH 3/3] drm/i915/tgl: Remove single pipe restriction from SAGV   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Add feature flag for platforms with DRAM   Ville Syrjälä
• [Intel-gfx] [PATCH 4/4] drm/i915: Remove begin/finish_crtc_commit, v2.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH] drm/i915: Remove begin/finish_crtc_commit, v3.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH 16/23] drm/i915: Program planes in bigjoiner mode.   Ville Syrjälä
• [Intel-gfx] [PATCH 1/3] drm/i915: Extract SAGV block time function   Ville Syrjälä
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: Read SAGV block time from PCODE   Ville Syrjälä
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: Read SAGV block time from PCODE   Ville Syrjälä
• [Intel-gfx] [PATCH v3 1/6] drm/i915/display/icl: Save Master transcoder in slave's crtc_state for Transcoder Port Sync   Ville Syrjälä
• [Intel-gfx] [PATCH v3 2/6] drm/i915/display/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports   Ville Syrjälä
• [Intel-gfx] [PATCH v5 3/6] drm/i915/display/icl: HW state readout for transcoder port sync config   Ville Syrjälä
• [Intel-gfx] [PATCH v3 4/6] drm/i915/display/icl: Enable master-slaves in trans port sync   Ville Syrjälä
• [Intel-gfx] [RFC PATCH 1/2] mdev: device id support   Tian, Kevin
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Tian, Kevin
• [Intel-gfx] [RFC PATCH 0/2] Mdev: support mutiple kinds of devices   Tian, Kevin
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Tian, Kevin
• [Intel-gfx] [PATCH V2 0/8] mdev based hardware virtio offloading support   Tian, Kevin
• [Intel-gfx] [PATCH V2 2/8] mdev: class id support   Tian, Kevin
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Tian, Kevin
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Tian, Kevin
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Tian, Kevin
• [Intel-gfx] 5.3-rc3: Frozen graphics with kcompactd migrating i915 pages   Linus Torvalds
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Michael S. Tsirkin
• [Intel-gfx] [RFC PATCH V2 0/6] mdev based hardware virtio offloading support   Michael S. Tsirkin
• [Intel-gfx] [PATCH 0/6] mdev based hardware virtio offloading support   Michael S. Tsirkin
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Michael S. Tsirkin
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Michael S. Tsirkin
• [Intel-gfx] [PATCH 9/9] drm/i915: Expand subslice mask   Tvrtko Ursulin
• [Intel-gfx] [PATCH 09/17] drm/i915: Push the ring creation flags to the backend   Tvrtko Ursulin
• [Intel-gfx] [PATCH 09/17] drm/i915: Push the ring creation flags to the backend   Tvrtko Ursulin
• [Intel-gfx] [PATCH v4 5/5] drm/i915/pmu: Support multiple GPUs   Tvrtko Ursulin
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Check on the health of the spinner while waiting   Tvrtko Ursulin
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Check on the health of the spinner while waiting   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/execlists: Remove incorrect BUG_ON for schedule-out   Tvrtko Ursulin
• [Intel-gfx] [PATCH 9/9] drm/i915: Expand subslice mask   Tvrtko Ursulin
• [Intel-gfx] [PATCH 0/4] Few loose end intel_gt cleanups   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/4] drm/i915: Move GT init to intel_gt.c   Tvrtko Ursulin
• [Intel-gfx] [PATCH 2/4] drm/i915: Make wait_for_timelines take struct intel_gt   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/4] drm/i915: Avoid round-trip via i915 in intel_gt_park   Tvrtko Ursulin
• [Intel-gfx] [PATCH 4/4] drm/i915: Make pm_notify take intel_gt   Tvrtko Ursulin
• [Intel-gfx] ✓ Fi.CI.BAT: success for Few loose end intel_gt cleanups   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/5] drm/i915/userptr: Beware recursive lock_page()   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/5] drm/i915/userptr: Beware recursive lock_page()   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/pmu: Skip busyness sampling when and where not needed   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Tvrtko Ursulin
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/pmu: Skip busyness sampling when and where not needed   Tvrtko Ursulin
• [Intel-gfx] [PATCH v7] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Tvrtko Ursulin
• [Intel-gfx] [PATCH] Revert "drm/i915/userptr: Acquire the page lock around set_page_dirty()"   Tvrtko Ursulin
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Tvrtko Ursulin
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Tvrtko Ursulin
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Tvrtko Ursulin
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Expose engine properties via sysfs   Tvrtko Ursulin
• [Intel-gfx] [PATCH v3] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Tvrtko Ursulin
• [Intel-gfx] [PATCH v3] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915: fix SFC reset flow   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915: fix SFC reset flow   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/4] drm/i915: Verify the engine after acquiring the active.lock   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/4] drm/i915: Lock signaler timeline while navigating   Tvrtko Ursulin
• [Intel-gfx] [PATCH 4/4] drm/i915: Protect timeline->hwsp dereferencing   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Tvrtko Ursulin
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Tvrtko Ursulin
• [Intel-gfx] [PATCH 15/21] drm/i915: Coordinate i915_active with its own mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH 16/21] drm/i915: Move idle barrier cleanup into engine-pm   Tvrtko Ursulin
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Tvrtko Ursulin
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Tvrtko Ursulin
• [Intel-gfx] [PATCH 2/5] drm/i915: Only enqueue already completed requests   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915: Only enqueue already completed requests   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/5] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Tvrtko Ursulin
• [Intel-gfx] [PATCH 4/5] drm/i915: Fixup preempt-to-busy vs reset of a virtual request   Tvrtko Ursulin
• [Intel-gfx] [PATCH 5/5] drm/i915: Prevent bonded requests from overtaking each other on preemption   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/5] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Tvrtko Ursulin
• [Intel-gfx] [igt-dev] [PATCH i-g-t] i915/gem_exec_balancer: Check for scheduling bonded-pairs on the same engine   Tvrtko Ursulin
• [Intel-gfx] [igt-dev] [PATCH i-g-t] i915/gem_exec_balancer: Check for scheduling bonded-pairs on the same engine   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/2] drm/i915: Engine relative MMIO   Tvrtko Ursulin
• [Intel-gfx] [PATCH 2/2] drm/i915: Engine relative MMIO for Gen12   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/2] drm/i915: Engine relative MMIO   Tvrtko Ursulin
• [Intel-gfx] [PATCH 17/21] drm/i915: Drop struct_mutex from around i915_retire_requests()   Tvrtko Ursulin
• [Intel-gfx] [PATCH 18/21] drm/i915: Remove the GEM idle worker   Tvrtko Ursulin
• [Intel-gfx] [PATCH 19/21] drm/i915: Merge wait_for_timelines with retire_request   Tvrtko Ursulin
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Compare semaphore and busy measurements   Tvrtko Ursulin
• [Intel-gfx] [PATCH 17/21] drm/i915: Drop struct_mutex from around i915_retire_requests()   Tvrtko Ursulin
• [Intel-gfx] [PATCH i-g-t v2] i915/perf_pmu: Compare semaphore and busy measurements   Tvrtko Ursulin
• [Intel-gfx] [PATCH 21/21] drm/i915: Move global activity tracking from GEM to GT   Tvrtko Ursulin
• [Intel-gfx] [PATCH 11/27] drm/i915: Merge wait_for_timelines with retire_request   Tvrtko Ursulin
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Tvrtko Ursulin
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Tvrtko Ursulin
• [Intel-gfx] [PATCH 22/27] drm/i915/overlay: Drop struct_mutex guard   Tvrtko Ursulin
• [Intel-gfx] [PATCH 23/27] drm/i915: Drop struct_mutex guard from debugfs/framebuffer_info   Tvrtko Ursulin
• [Intel-gfx] [PATCH 24/27] drm/i915: Remove struct_mutex guard for debugfs/opregion   Tvrtko Ursulin
• [Intel-gfx] [PATCH 25/27] drm/i915: Drop struct_mutex from suspend state save/restore   Tvrtko Ursulin
• [Intel-gfx] [PATCH 26/27] drm/i915/selftests: Drop vestigal struct_mutex guards   Tvrtko Ursulin
• [Intel-gfx] [PATCH 27/27] drm/i915: Drop struct_mutex from around GEM initialisation   Tvrtko Ursulin
• [Intel-gfx] [PATCH 22/27] drm/i915/overlay: Drop struct_mutex guard   Tvrtko Ursulin
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Tvrtko Ursulin
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Tvrtko Ursulin
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Tvrtko Ursulin
• [Intel-gfx] [PATCH 1/3] drm/i915: Create dumb buffer from LMEM   Tvrtko Ursulin
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Tvrtko Ursulin
• [Intel-gfx] [PATCH 21/27] drm/i915: Move context management under GEM   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Tvrtko Ursulin
• [Intel-gfx] [PATCH 05/27] drm/i915: Pull i915_vma_pin under the vm->mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Tvrtko Ursulin
• [Intel-gfx] [PATCH] drm/i915: Initialise breadcrumb lists on the virtual engine   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915/userptr: Never allow userptr into the mappable GGTT   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Exercise context switching in parallel   Tvrtko Ursulin
• [Intel-gfx] [PATCH v4] drm/i915/selftests: Exercise context switching in parallel   Tvrtko Ursulin
• [Intel-gfx] [PATCH v2] drm/i915/ehl: Add sysfs interface to control class-of-service   Prathap Kumar Valsan
• [Intel-gfx] [PATCH] drm/i915: save AUD_FREQ_CNTRL state at audio domain suspend   Kai Vehmanen
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Daniel Vetter
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Daniel Vetter
• [Intel-gfx] [PATCH] dma_resv: prime lockdep annotations   Daniel Vetter
• [Intel-gfx] [PATCH 2/3] drm/nouveau: slowpath for pushbuf ioctl   Daniel Vetter
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Daniel Vetter
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Daniel Vetter
• [Intel-gfx] [PATCH] drm/vblank: Document and fix vblank count barrier semantics   Daniel Vetter
• [Intel-gfx] [PATCH 2/3] drm/vkms: Use wait_for_flip_done   Daniel Vetter
• [Intel-gfx] [PATCH 3/3] drm/vkms: Reduce critical section in vblank_simulate   Daniel Vetter
• [Intel-gfx] [PATCH] drm/vblank: Document and fix vblank count barrier semantics   Daniel Vetter
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Daniel Vetter
• [Intel-gfx] [PATCH 1/3] drm/atomic: Reject FLIP_ASYNC unconditionally   Daniel Vetter
• [Intel-gfx] [PATCH 2/3] drm/atomic: Rename crtc_state->pageflip_flags to async_flip   Daniel Vetter
• [Intel-gfx] [PATCH 3/3] fixup   Daniel Vetter
• [Intel-gfx] [PATCH 1/3] drm/atomic: Take the atomic toys away from X   Daniel Vetter
• [Intel-gfx] [PATCH 2/3] drm/atomic: Reject FLIP_ASYNC unconditionally   Daniel Vetter
• [Intel-gfx] [PATCH 3/3] drm/atomic: Rename crtc_state->pageflip_flags to async_flip   Daniel Vetter
• [Intel-gfx] [PATCH v3 0/3] Send a hotplug when edid changes   Daniel Vetter
• [Intel-gfx] [PATCH 1/5] drm/i915: Allow i915 to manage the vma offset nodes instead of drm core   Daniel Vetter
• [Intel-gfx] [PATCH] drm/i915: disable set/get_tiling ioctl on gen12+   Daniel Vetter
• [Intel-gfx] [PATCH] drm/i915: disable set/get_tiling ioctl on gen12+   Daniel Vetter
• [Intel-gfx] [PATCH 3/3] drm/atomic: Rename crtc_state->pageflip_flags to async_flip   Daniel Vetter
• [Intel-gfx] [PATCH 1/3] drm/atomic: Take the atomic toys away from X   Daniel Vetter
• [Intel-gfx] [PATCH] drm/atomic: Take the atomic toys away from X   Daniel Vetter
• [Intel-gfx] [PATCH] drm/atomic: Take the atomic toys away from X   Daniel Vetter
• [Intel-gfx] [PULL] gvt-next-fixes   Vetter, Daniel
• [Intel-gfx] [PULL] gvt-next-fixes   Vetter, Daniel
• [Intel-gfx] [PATCH 1/2] drm/kms: Duct-tape for mode object lifetime checks   Daniel Vetter
• [Intel-gfx] [PATCH 2/2] drm/doc: Improve docs around connector (un)registration   Daniel Vetter
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Daniel Vetter
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Daniel Vetter
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Daniel Vetter
• [Intel-gfx] [PATCH 1/4] dma-buf: change DMA-buf locking convention   Daniel Vetter
• [Intel-gfx] [PATCH 1/2] drm/kms: Duct-tape for mode object lifetime checks   Daniel Vetter
• [Intel-gfx] [PATCH 2/2] drm/doc: Improve docs around connector (un)registration   Daniel Vetter
• [Intel-gfx] [PATCH 2/3] drm/nouveau: slowpath for pushbuf ioctl   Daniel Vetter
• [Intel-gfx] FW: [PATCH 1/5] drm/i915: Allow i915 to manage the vma offset nodes instead of drm core   Daniel Vetter
• [Intel-gfx] [PATCH] dma-buf: Implement simple read/write vfs ops   Daniel Vetter
• [Intel-gfx] [PATCH] dma-buf: Implement simple read/write vfs ops   Daniel Vetter
• [Intel-gfx] [PATCH v2] drm: Add high-precision time to vblank trace event   Daniel Vetter
• [Intel-gfx] FW: [PATCH 1/5] drm/i915: Allow i915 to manage the vma offset nodes instead of drm core   Daniel Vetter
• [Intel-gfx] [PATCH 1/2] linux/kernel.h: add yesno(), onoff(), enableddisabled(), plural() helpers   Rasmus Villemoes
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Rasmus Villemoes
• [Intel-gfx] [PATCH] Make is_signed_type() simpler   Rasmus Villemoes
• [Intel-gfx] [PATCH v2] lib/string-choice: add yesno(), onoff(), enableddisabled(), plural() helpers   Rasmus Villemoes
• [Intel-gfx] [PATCH] drm/i915: Document locking guidelines   Rodrigo Vivi
• [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Engine relative MMIO (rev7)   Rodrigo Vivi
• [Intel-gfx] [PULL] gvt-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PULL] gvt-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PULL] gvt-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PULL] drm-intel-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PULL] drm-intel-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PATCH 1/2] drm/i915: Engine relative MMIO   Rodrigo Vivi
• [Intel-gfx] [PULL] drm-intel-next-fixes   Rodrigo Vivi
• [Intel-gfx] [PATCH 14/27] drm/i915: Expose engine properties via sysfs   Rodrigo Vivi
• [Intel-gfx] [PATCH] drm/i915/guc: Fix detection of GuC submission in use   Michal Wajdeczko
• [Intel-gfx] [PATCH 1/2] drm/i915/uc: Update MAKE_HUC_FW_PATH macro   Michal Wajdeczko
• [Intel-gfx] [PATCH] drm/i915/huc: fix version parsing from CSS header   Michal Wajdeczko
• [Intel-gfx] [BACKPORT 4.14.y 0/8] Candidates from Spreadtrum 4.14 product kernel   Baolin Wang
• [Intel-gfx] [BACKPORT 4.14.y 1/8] drm/i915/fbdev: Actually configure untiled displays   Baolin Wang
• [Intel-gfx] [BACKPORT 4.14.y 1/8] drm/i915/fbdev: Actually configure untiled displays   Baolin Wang
• [Intel-gfx] [BACKPORT 4.14.y 1/8] drm/i915/fbdev: Actually configure untiled displays   Baolin Wang
• [Intel-gfx] [RFC PATCH 0/2] Mdev: support mutiple kinds of devices   Jason Wang
• [Intel-gfx] [RFC PATCH 1/2] mdev: device id support   Jason Wang
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [RFC PATCH 1/2] mdev: device id support   Jason Wang
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [RFC PATCH 1/2] mdev: device id support   Jason Wang
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [RFC PATCH 2/2] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [RFC PATCH V2 0/6] mdev based hardware virtio offloading support   Jason Wang
• [Intel-gfx] [RFC PATCH V2 1/6] mdev: class id support   Jason Wang
• [Intel-gfx] [RFC PATCH V2 2/6] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [RFC PATCH V2 3/6] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [RFC PATCH V2 4/6] virtio: introudce a mdev based transport   Jason Wang
• [Intel-gfx] [RFC PATCH V2 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Jason Wang
• [Intel-gfx] [RFC PATCH V2 6/6] docs: Sample driver to demonstrate how to implement virtio-mdev framework   Jason Wang
• [Intel-gfx] [RFC PATCH V2 0/6] mdev based hardware virtio offloading support   Jason Wang
• [Intel-gfx] [PATCH 0/6] mdev based hardware virtio offloading support   Jason Wang
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH 3/6] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH 4/6] virtio: introduce a mdev based transport   Jason Wang
• [Intel-gfx] [PATCH 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Jason Wang
• [Intel-gfx] [PATCH 6/6] docs: sample driver to demonstrate how to implement virtio-mdev framework   Jason Wang
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH 4/6] virtio: introduce a mdev based transport   Jason Wang
• [Intel-gfx] [PATCH V2 0/8] mdev based hardware virtio offloading support   Jason Wang
• [Intel-gfx] [PATCH V2 1/8] vringh: fix copy direction of vringh_iov_push_kern()   Jason Wang
• [Intel-gfx] [PATCH V2 2/8] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH V2 3/8] mdev: bus uevent support   Jason Wang
• [Intel-gfx] [PATCH V2 4/8] modpost: add support for mdev class id   Jason Wang
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 7/8] virtio: introduce a mdev based transport   Jason Wang
• [Intel-gfx] [PATCH V2 8/8] docs: sample driver to demonstrate how to implement virtio-mdev framework   Jason Wang
• [Intel-gfx] [PATCH 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Jason Wang
• [Intel-gfx] [PATCH V2 2/8] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 0/8] mdev based hardware virtio offloading support   Jason Wang
• [Intel-gfx] [PATCH V2 2/8] mdev: class id support   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Jason Wang
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Jason Wang
• [Intel-gfx] [PULL] gvt-next-fixes   Zhenyu Wang
• [Intel-gfx] [PULL] gvt-next-fixes   Zhenyu Wang
• [Intel-gfx] [PATCH] drm/i915: Protect debugfs per_file_stats with RCU lock   David Weinehall
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Brian Welty
• [Intel-gfx] [PATCH v7 04/11] drm: revocation check at drm subsystem   Harry Wentland
• [Intel-gfx] [PATCH v7 04/11] drm: revocation check at drm subsystem   Harry Wentland
• [Intel-gfx] 5.3-rc3: Frozen graphics with kcompactd migrating i915 pages   Martin Wilck
• [Intel-gfx] [RFC PATCH 0/2] Mdev: support mutiple kinds of devices   Alex Williamson
• [Intel-gfx] [RFC PATCH 0/2] Mdev: support mutiple kinds of devices   Alex Williamson
• [Intel-gfx] [PATCH 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Alex Williamson
• [Intel-gfx] [PATCH 1/6] mdev: class id support   Alex Williamson
• [Intel-gfx] [PATCH 5/6] vringh: fix copy direction of vringh_iov_push_kern()   Alex Williamson
• [Intel-gfx] [PATCH V2 2/8] mdev: class id support   Alex Williamson
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Alex Williamson
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Alex Williamson
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Alex Williamson
• [Intel-gfx] [PATCH V2 5/8] mdev: introduce device specific ops   Alex Williamson
• [Intel-gfx] [PATCH V2 6/8] mdev: introduce virtio device and its device ops   Alex Williamson
• [Intel-gfx] [PATCH] drm/i915/selftests: Remove unused __engines_name()   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_ctx_shared: Prebind both context images   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Report aliasing ppgtt size as ggtt size   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Ignore preallocation of aliasing-ppgtt for vgpu   Chris Wilson
• [Intel-gfx] [PATCH 01/21] drm/i915: Restrict the aliasing-ppgtt to the size of the ggtt   Chris Wilson
• [Intel-gfx] [PATCH 02/21] drm/i915: Report aliasing ppgtt size as ggtt size   Chris Wilson
• [Intel-gfx] [PATCH 03/21] drm/i915/execlists: Ignore lost completion events   Chris Wilson
• [Intel-gfx] [PATCH 04/21] drm/i915: Refresh the errno to vmf_fault translations   Chris Wilson
• [Intel-gfx] [PATCH 05/21] drm/i915: Replace obj->pin_global with obj->frontbuffer   Chris Wilson
• [Intel-gfx] [PATCH 06/21] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Chris Wilson
• [Intel-gfx] [PATCH 07/21] drm/mm: Pack allocated/scanned boolean into a bitfield   Chris Wilson
• [Intel-gfx] [PATCH 08/21] drm/i915: Make shrink/unshrink be atomic   Chris Wilson
• [Intel-gfx] [PATCH 09/21] drm/i915: Only track bound elements of the GTT   Chris Wilson
• [Intel-gfx] [PATCH 10/21] drm/i915: Make i915_vma.flags atomic_t for mutex reduction   Chris Wilson
• [Intel-gfx] [PATCH 11/21] drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use   Chris Wilson
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Chris Wilson
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [PATCH 14/21] drm/i915: Push the i915_active.retire into a worker   Chris Wilson
• [Intel-gfx] [PATCH 15/21] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH 16/21] drm/i915: Move idle barrier cleanup into engine-pm   Chris Wilson
• [Intel-gfx] [PATCH 17/21] drm/i915: Drop struct_mutex from around i915_retire_requests()   Chris Wilson
• [Intel-gfx] [PATCH 18/21] drm/i915: Remove the GEM idle worker   Chris Wilson
• [Intel-gfx] [PATCH 19/21] drm/i915: Merge wait_for_timelines with retire_request   Chris Wilson
• [Intel-gfx] [PATCH 20/21] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH 21/21] drm/i915: Move global activity tracking from GEM to GT   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 1/6] lib: Fix gem_measure_ring_inflight   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 2/6] i915/gem_ctx_shared: Prebind both context images   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 3/6] i915/gem_tiled_swapped: Tweak mlocked size   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 4/6] Add i915/gem_ctx_persistence   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 5/6] i915/gem_mocs_settings: Fudge gen11:vcs2 mocs register base   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 6/6] i915/gem_exec_balancer: Beware the migratory fence   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Protect debugfs per_file_stats with RCU lock   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_ctx_shared: Prebind both context images   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_tiled_swapping: Tweak mlocked size   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: If the first pin in map_ggtt doesn't success, try again   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915: Use engine relative LRIs on context setup   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Register state context definition for Gen12   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Register state context definition for Gen12   Chris Wilson
• [Intel-gfx] [PATCH 9/9] drm/i915: Expand subslice mask   Chris Wilson
• [Intel-gfx] [PATCH 09/17] drm/i915: Push the ring creation flags to the backend   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Perform GGTT restore much earlier during resume   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Ignore lost completion events   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: Perform GGTT restore much earlier during resume   Chris Wilson
• [Intel-gfx] [PATCH v3] drm/i915: Perform GGTT restore much earlier during resume   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Remove incorrect BUG_ON for schedule-out   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 1/4] i915/gem_exec_balancer: Beware the migratory fence   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 2/4] i915/gem_exec_schedule: Check timeslice   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 3/4] Force spin-batch to cause a hang as required   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 4/4] kms_busy: Replace fiddling with hangcheck modparam with explicit fence   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 1/2] tools/l3_parity: Unnest exit handlers   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 2/2] build: Ignore warnings for address of packed members   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] benchmarks/gem_wsim: Cleanup register access on exit   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] tests/debugfs_test: Use O_NONBLOCK   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Check on the health of the spinner while waiting   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Check on the health of the spinner while waiting   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915: Show the logical context ring state on dumping   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Remove incorrect BUG_ON for schedule-out   Chris Wilson
• [Intel-gfx] Enable iommu on gfx by default   Chris Wilson
• [Intel-gfx] [PATCH 1/6] drm/i915/selftests: Take runtime wakeref for igt_ggtt_lowlevel   Chris Wilson
• [Intel-gfx] [PATCH 2/6] drm/i915/selftests: Tighten the timeout testing for partial mmaps   Chris Wilson
• [Intel-gfx] [PATCH 3/6] drm/i915: Perform GGTT restore much earlier during resume   Chris Wilson
• [Intel-gfx] [PATCH 4/6] drm/i915: Force compilation with intel-iommu for CI validation   Chris Wilson
• [Intel-gfx] [PATCH 5/6] iommu/intel: Declare Broadwell igfx dmar support snafu   Chris Wilson
• [Intel-gfx] [PATCH 6/6] iommu/intel: Ignore igfx_off   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/ringbuffer: Flush writes before RING_TAIL update   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915: cleanup cache-coloring   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/display: Mark the modesetting wq as WQ_HIGHPRI   Chris Wilson
• [Intel-gfx] [PATCH 1/5] drm/i915/userptr: Beware recursive lock_page()   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: include GTT page-size info in error state   Chris Wilson
• [Intel-gfx] [PATCH v16 02/13] drm/i915: add syncobj timeline support   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Don't unwedge if reset is disabled   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Clear STOP_RING bit on reset   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/execlists: Clear STOP_RING bit on reset   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Clear STOP_RING bit on reset   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Clear STOP_RING bit on reset   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Tighten the timeout testing for partial mmaps   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Use a high priority wq for nonblocking plane updates   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Keep forcewake always for now   Chris Wilson
• [Intel-gfx] [CI 1/3] drm/i915: Force compilation with intel-iommu for CI validation   Chris Wilson
• [Intel-gfx] [CI 2/3] iommu/intel: Declare Broadwell igfx dmar support snafu   Chris Wilson
• [Intel-gfx] [CI 3/3] iommu/intel: Ignore igfx_off   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Force compilation with intel-iommu for CI validation   Chris Wilson
• [Intel-gfx] [PATCH 1/4] drm/i915: Move GT init to intel_gt.c   Chris Wilson
• [Intel-gfx] [PATCH 2/4] drm/i915: Make wait_for_timelines take struct intel_gt   Chris Wilson
• [Intel-gfx] [PATCH 3/4] drm/i915: Avoid round-trip via i915 in intel_gt_park   Chris Wilson
• [Intel-gfx] [PATCH 4/4] drm/i915: Make pm_notify take intel_gt   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable rc6 for debugging   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable rc6 for debugging   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable rc6 for debugging   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable rc6 for debugging (rev2)   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Disable rc6 for debugging (rev2)   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable rc6 for debugging   Chris Wilson
• [Intel-gfx] [CI] drm/i915: Make shrink/unshrink be atomic   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/display: Put glk_cdclk_table   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Whitelist COMMON_SLICE_CHICKEN2   Chris Wilson
• [Intel-gfx] [CI] drm/i915: Make i915_vma.flags atomic_t for mutex reduction   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 1/3] i915/gem_eio: Race kms on/off vs reset   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 2/3] Force spin-batch to cause a hang as required   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 3/3] kms_busy: Replace fiddling with hangcheck modparam with explicit fence   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Don't mix srcu tag and negative error codes   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/gt: Allow clobbering gpu resets if the display is off   Chris Wilson
• [Intel-gfx] [PATCH 1/5] drm/i915/userptr: Beware recursive lock_page()   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Squeeze iommu status into debugfs/i915_capabilities   Chris Wilson
• [Intel-gfx] FW: [PATCH 1/5] drm/i915: Allow i915 to manage the vma offset nodes instead of drm core   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Squeeze iommu status into debugfs/i915_capabilities   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/display: Put glk_cdclk_table   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable read-only support   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_exec_whisper: Disable preparser around self-modifications   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Fix DRM_I915_DEBUG IOMMU stuff   Chris Wilson
• [Intel-gfx] [PATCH 2/4] drm/i915: Fix CD2X pipe select masking during cdclk sanitation   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable read-only support   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/pmu: Skip busyness sampling when and where not needed   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Disable FBC if BIOS reserved memory (stolen) is unavailable   Chris Wilson
• [Intel-gfx] [CI] drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use   Chris Wilson
• [Intel-gfx] [CI] drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/execlists: Ensure the context is reloaded after a GPU reset   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] benchmarks/gem_wsim: Cleanup register access on exit   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/execlists: Add a paranoid flush of the CSB pointers upon reset   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/execlists: Ensure the context is reloaded after a GPU reset   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glk (rev2)   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH v4] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH v4] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH v5] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH v6] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Disable FBC if BIOS reserved memory (stolen) is unavailable   Chris Wilson
• [Intel-gfx] [PATCH v6] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH v7] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/execlists: Ensure the context is reloaded after a GPU reset   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Keep the engine awake while we keep for preemption   Chris Wilson
• [Intel-gfx] [PATCH v7] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] 5.3-rc3: Frozen graphics with kcompactd migrating i915 pages   Chris Wilson
• [Intel-gfx] [CI] drm/i915/pmu: Use GT parked for estimating RC6 while asleep   Chris Wilson
• [Intel-gfx] [PATCH] Revert "drm/i915/userptr: Acquire the page lock around set_page_dirty()"   Chris Wilson
• [Intel-gfx] [PATCH 1/1] drm/i915: Get the correct wakeref for reading HOTPLUG_EN et al.   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Disable preemption while being debugged   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Disable preemption while being debugged   Chris Wilson
• [Intel-gfx] [PATCH 2/4] drm/i915/tgl: s/ss/eu fuse reading support   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: Don't mix srcu tag and negative error codes   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Disable preemption while being debugged   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Chris Wilson
• [Intel-gfx] [CI] drm/i915/gtt: Make sure the gen6 ppgtt is bound before first use   Chris Wilson
• [Intel-gfx] [PATCH 1/3] drm/i915/tgl: Introduce gen12 forcewake ranges   Chris Wilson
• [Intel-gfx] [PATCH 2/3] drm/i915/tgl: s/ss/eu fuse reading support   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915/tgl: Re-enable rc6   Chris Wilson
• [Intel-gfx] [PATCH v3 02/23] drm/i915/tgl: Enable VD HCP/MFX sub-pipe power gating   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/tgl: Introduce gen12 forcewake ranges   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: s/ss/eu fuse reading support   Chris Wilson
• [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Limit ourselves to just rcs0   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Limit ourselves to just rcs0   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915: Check that we do find forcewake domain on gen11+   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Enable the blitter ring for basic igt support   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] igt/gem_blits: Check for blitter support before use   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Enable stolen for iommu on snb/ivb   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915: Show the logical context ring state on dumping   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Chris Wilson
• [Intel-gfx] [CI] drm/i915/tgl: Re-enable rc6   Chris Wilson
• [Intel-gfx] [CI] drm/i915/tgl: Re-enable rc6   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915: More gem_require_blitter()   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] igt/kms_frontbuffer_tracking: Skip over IGT_DRAW_BLT when there's no BLT   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise CS TLB invalidation   Chris Wilson
• [Intel-gfx] [PATCH 1/2] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/mm: Pack allocated/scanned boolean into a bitfield   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915: Show the logical context ring state on dumping   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Chris Wilson
• [Intel-gfx] [igt-dev] [PATCH i-g-t] igt/kms_frontbuffer_tracking: Skip over IGT_DRAW_BLT when there's no BLT   Chris Wilson
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Chris Wilson
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Chris Wilson
• [Intel-gfx] [RESEND] drm/i915: stop conflating HAS_DISPLAY() and disabled display   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Only apply a rmw mmio update if the value changes   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] 915/gem_exec_faulting_reloc: Uses the blitter; require the blitter   Chris Wilson
• [Intel-gfx] [PATCH v10 4/9] drm/i915: vgpu ppgtt update pv optimization   Chris Wilson
• [Intel-gfx] [PATCH v10 3/9] drm/i915: vgpu pv command buffer support   Chris Wilson
• [Intel-gfx] [PATCH v10 5/9] drm/i915: vgpu context submission pv optimization   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Run forked mmap tests on tgl   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Run forked mmap tests on tgl   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Enable stolen for iommu on snb/ivb   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Run forked mmap tests on tgl   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Extend MI_SEMAPHORE_WAIT   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Replace forked-mmaped tests with a lighter variant   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Chris Wilson
• [Intel-gfx] [PATCH v3] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Extend Haswell GT1 PSMI workaround to all   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Extend Haswell GT1 PSMI workaround to all   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Extend Haswell GT1 PSMI workaround to all   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Expose engine properties via sysfs   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/cml: Add second PCH ID for CMP   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Expose engine properties via sysfs   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Expose engine properties via sysfs   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Expose engine properties via sysfs   Chris Wilson
• [Intel-gfx] [PATCH v3] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH 1/4] drm/i915: Verify the engine after acquiring the active.lock   Chris Wilson
• [Intel-gfx] [PATCH 2/4] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Chris Wilson
• [Intel-gfx] [PATCH 3/4] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH 4/4] drm/i915: Protect timeline->hwsp dereferencing   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] kms_dp_tiled_display: Fix the double free of drmConnector   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Verify the engine after acquiring the active.lock   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: fix SFC reset flow   Chris Wilson
• [Intel-gfx] [PATCH] Docs: fix incorrect use of kernel-doc format in structure description.   Chris Wilson
• [Intel-gfx] [PATCH 4/4] drm/i915: Protect timeline->hwsp dereferencing   Chris Wilson
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Chris Wilson
• [Intel-gfx] [PATCH v2 2/3] drm/i915: Lock signaler timeline while navigating   Chris Wilson
• [Intel-gfx] [PATCH v2 3/3] drm/i915: Protect timeline->hwsp dereferencing   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise CS TLB invalidation   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Exercise CS TLB invalidation   Chris Wilson
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise CS TLB invalidation   Chris Wilson
• [Intel-gfx] [PATCH 13/21] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [PATCH 11/13] drm/i915: move gem init up from modeset init   Chris Wilson
• [Intel-gfx] [igt-dev] [PATCH i-g-t 1/3] i915/gem_eio: Race kms on/off vs reset   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Extract GT render sleep (rc6) management   Chris Wilson
• [Intel-gfx] [PATCH] dma-buf: Implement simple read/write vfs ops   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Chris Wilson
• [Intel-gfx] [PATCH 01/13] drm/i915: add i915_driver_modeset_remove()   Chris Wilson
• [Intel-gfx] [PATCH 02/13] drm/i915: pass i915 to i915_driver_modeset_probe()   Chris Wilson
• [Intel-gfx] [PATCH 03/13] drm/i915: pass i915 to intel_modeset_driver_remove()   Chris Wilson
• [Intel-gfx] [PATCH 04/13] drm/i915: abstract intel_panel_sanitize_ssc() from intel_modeset_init()   Chris Wilson
• [Intel-gfx] [PATCH 05/13] drm/i915: abstract intel_mode_config_init() from intel_modeset_init()   Chris Wilson
• [Intel-gfx] [PATCH 06/13] drm/i915: pass i915 to intel_modeset_init() and intel_modeset_init_hw()   Chris Wilson
• [Intel-gfx] [PATCH 07/13] drm/i915: split intel_modeset_driver_remove() to pre/post irq uninstall   Chris Wilson
• [Intel-gfx] [PATCH] dma-buf: Implement simple read/write vfs ops   Chris Wilson
• [Intel-gfx] [PATCH v2 1/3] drm/i915: Mark i915_request.timeline as a volatile, rcu pointer   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Implement Wa_1406941453   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Move the SAMPLER_MODE setup into the context   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Create dumb buffer from LMEM   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/guc: Flush the CT worker after updating log controls   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Move the SAMPLER_MODE setup into the context   Chris Wilson
• [Intel-gfx] [PATCH] Revert "drm/i915/tgl: Implement Wa_1406941453"   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Suspend pre-parser across GTT invalidations   Chris Wilson
• [Intel-gfx] [PATCH] Revert "drm/i915/tgl: Implement Wa_1406941453"   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Mark contents as dirty on a write fault   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Mark contents as dirty on a write fault   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Mark contents as dirty on a write fault   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH 15/21] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Swap engines for rc6/powersaving   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap engines for rc6/powersaving   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Swap engines for rc6/powersaving   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Allow set context SSEU on platforms after gen 11   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_exec_balancer: Check for scheduling bonded-pairs on the same engine   Chris Wilson
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Chris Wilson
• [Intel-gfx] [PATCH 2/5] drm/i915: Only enqueue already completed requests   Chris Wilson
• [Intel-gfx] [PATCH 3/5] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Chris Wilson
• [Intel-gfx] [PATCH 4/5] drm/i915: Fixup preempt-to-busy vs reset of a virtual request   Chris Wilson
• [Intel-gfx] [PATCH 5/5] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_ppgtt: Check for blitter support   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_eio: Include non-context based tests for older kms testing   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Relax assertion for a pinned context image on reset   Chris Wilson
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_render_copy: Add hang detector   Chris Wilson
• [Intel-gfx] [PATCH 1/5] drm/i915/execlists: Refactor -EIO markup of hung requests   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Chris Wilson
• [Intel-gfx] [PATCH 2/5] drm/i915: Only enqueue already completed requests   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: Only enqueue already completed requests   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915: Only enqueue already completed requests   Chris Wilson
• [Intel-gfx] [CI 1/4] drm/i915/execlists: Relax assertion for a pinned context image on reset   Chris Wilson
• [Intel-gfx] [CI 2/4] drm/i915/execlists: Drop redundant list_del_init(&rq->sched.link)   Chris Wilson
• [Intel-gfx] [CI 3/4] drm/i915: Only enqueue already completed requests   Chris Wilson
• [Intel-gfx] [CI 4/4] drm/i915/execlists: Refactor -EIO markup of hung requests   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Fix doc not corresponding to code   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delete references to non-existing file   Chris Wilson
• [Intel-gfx] [PATCH 3/5] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Chris Wilson
• [Intel-gfx] [PATCH 3/5] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Chris Wilson
• [Intel-gfx] [PATCH 5/5] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [PATCH 4/5] drm/i915: Fixup preempt-to-busy vs reset of a virtual request   Chris Wilson
• [Intel-gfx] [CI 1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Chris Wilson
• [Intel-gfx] [CI 2/3] drm/i915: Fixup preempt-to-busy vs reset of a virtual request   Chris Wilson
• [Intel-gfx] [CI 3/3] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [CI 1/3] drm/i915: Fixup preempt-to-busy vs resubmission of a virtual request   Chris Wilson
• [Intel-gfx] [CI 2/3] drm/i915: Fixup preempt-to-busy vs reset of a virtual request   Chris Wilson
• [Intel-gfx] [CI 3/3] drm/i915: Prevent bonded requests from overtaking each other on preemption   Chris Wilson
• [Intel-gfx] [igt-dev] [PATCH i-g-t] i915/gem_exec_balancer: Check for scheduling bonded-pairs on the same engine   Chris Wilson
• [Intel-gfx] [igt-dev] [PATCH i-g-t] i915/gem_exec_balancer: Check for scheduling bonded-pairs on the same engine   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/tgl: Swap engines for rps (gpu reclocking)   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Swap engines for no rc6/rps (gpu powersave and reclocking)   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev2)   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_map_gtt: Escape from slow forked GTT access   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_map_gtt: Escape from slow forked GTT access   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/selftests: Verify the LRC register layout between init and HW (rev3)   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Verify the LRC register layout between init and HW   Chris Wilson
• [Intel-gfx] [CI] drm/i915/tgl: Swap engines for no rc6/rps (gpu powersave and reclocking)   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap engines for no rc6/rps (gpu powersave and reclocking)   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/perf_pmu: Compare semaphore and busy measurements   Chris Wilson
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Chris Wilson
• [Intel-gfx] [PATCH 17/21] drm/i915: Drop struct_mutex from around i915_retire_requests()   Chris Wilson
• [Intel-gfx] [PATCH 19/21] drm/i915: Merge wait_for_timelines with retire_request   Chris Wilson
• [Intel-gfx] [PATCH i-g-t v2] i915/perf_pmu: Compare semaphore and busy measurements   Chris Wilson
• [Intel-gfx] struct_mutex is over the hill and far away   Chris Wilson
• [Intel-gfx] [PATCH 01/27] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)   Chris Wilson
• [Intel-gfx] [PATCH 02/27] drm/mm: Pack allocated/scanned boolean into a bitfield   Chris Wilson
• [Intel-gfx] [PATCH 03/27] drm/i915: Only track bound elements of the GTT   Chris Wilson
• [Intel-gfx] [PATCH 04/27] drm/i915: Mark up address spaces that may need to allocate   Chris Wilson
• [Intel-gfx] [PATCH 05/27] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [PATCH 06/27] drm/i915: Push the i915_active.retire into a worker   Chris Wilson
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH 08/27] drm/i915: Move idle barrier cleanup into engine-pm   Chris Wilson
• [Intel-gfx] [PATCH 09/27] drm/i915: Drop struct_mutex from around i915_retire_requests()   Chris Wilson
• [Intel-gfx] [PATCH 10/27] drm/i915: Remove the GEM idle worker   Chris Wilson
• [Intel-gfx] [PATCH 11/27] drm/i915: Merge wait_for_timelines with retire_request   Chris Wilson
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH 13/27] drm/i915: Move global activity tracking from GEM to GT   Chris Wilson
• [Intel-gfx] [PATCH 14/27] drm/i915: Expose engine properties via sysfs   Chris Wilson
• [Intel-gfx] [PATCH 15/27] drm/i915/execlists: Force preemption   Chris Wilson
• [Intel-gfx] [PATCH 16/27] drm/i915: Mark up "sentinel" requests   Chris Wilson
• [Intel-gfx] [PATCH 17/27] drm/i915/execlists: Cancel banned contexts on schedule-out   Chris Wilson
• [Intel-gfx] [PATCH 18/27] drm/i915: Cancel non-persistent contexts on close   Chris Wilson
• [Intel-gfx] [PATCH 19/27] drm/i915: Replace hangcheck by heartbeats   Chris Wilson
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Chris Wilson
• [Intel-gfx] [PATCH 21/27] drm/i915: Move context management under GEM   Chris Wilson
• [Intel-gfx] [PATCH 22/27] drm/i915/overlay: Drop struct_mutex guard   Chris Wilson
• [Intel-gfx] [PATCH 23/27] drm/i915: Drop struct_mutex guard from debugfs/framebuffer_info   Chris Wilson
• [Intel-gfx] [PATCH 24/27] drm/i915: Remove struct_mutex guard for debugfs/opregion   Chris Wilson
• [Intel-gfx] [PATCH 25/27] drm/i915: Drop struct_mutex from suspend state save/restore   Chris Wilson
• [Intel-gfx] [PATCH 26/27] drm/i915/selftests: Drop vestigal struct_mutex guards   Chris Wilson
• [Intel-gfx] [PATCH 27/27] drm/i915: Drop struct_mutex from around GEM initialisation   Chris Wilson
• [Intel-gfx] [PATCH 11/27] drm/i915: Merge wait_for_timelines with retire_request   Chris Wilson
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH 12/27] drm/i915: Move request runtime management onto gt   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Swap rps disable for rc6 disable   Chris Wilson
• [Intel-gfx] [PATCH 20/27] drm/i915: Remove logical HW ID   Chris Wilson
• [Intel-gfx] [PATCH 22/27] drm/i915/overlay: Drop struct_mutex guard   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/execlists: Simplify gen12_csb_parse   Chris Wilson
• [Intel-gfx] [PATCH 22/27] drm/i915/overlay: Drop struct_mutex guard   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 1/2] i915_drm.h sync   Chris Wilson
• [Intel-gfx] [PATCH i-g-t 2/2] Add i915/gem_ctx_persistence   Chris Wilson
• [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Swap rps disable for rc6 disable   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Also disable rc6   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise concurrent submission to all engines   Chris Wilson
• [Intel-gfx] [PATCH 2/3] drm/i915: Allowed memory region for GEM obj   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Chris Wilson
• [Intel-gfx] [PATCH 3/6] drm/i915: Adjust length of MI_LOAD_REGISTER_REG   Chris Wilson
• [Intel-gfx] [PATCH 2/6] drm/i915/execlists: Use per-process HWSP as scratch   Chris Wilson
• [Intel-gfx] [PATCH 1/6] drm/i915: Define explicit wedged on init reset state   Chris Wilson
• [Intel-gfx] [PATCH 5/6] drm/i915: Don't use scratch in WA batch.   Chris Wilson
• [Intel-gfx] [PATCH 6/6] drm/i915/execlists: Don't allocate scratch   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/pm_rpm: Include breadcrumbs in the kernel log before i915.ko reloads   Chris Wilson
• [Intel-gfx] [PATCH 4/6] drm/i915: Add definitions for MI_MATH command   Chris Wilson
• [Intel-gfx] [PATCH v2 6/6] drm/i915/execlists: Don't allocate scratch   Chris Wilson
• [Intel-gfx] [PATCH 5/6] drm/i915: Don't use scratch in WA batch.   Chris Wilson
• [Intel-gfx] [CI 1/3] drm/i915: Define explicit wedged on init reset state   Chris Wilson
• [Intel-gfx] [CI 2/3] drm/i915/execlists: Use per-process HWSP as scratch   Chris Wilson
• [Intel-gfx] [CI 3/3] drm/i915: Adjust length of MI_LOAD_REGISTER_REG   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [CI 1/3] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [CI 2/3] drm/i915: Don't disable interrupts for intel_engine_breadcrumbs_irq()   Chris Wilson
• [Intel-gfx] [CI 3/3] drm/i915: Drop the IRQ-off asserts   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915: Drop the IRQ-off asserts   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915: Don't disable interrupts for intel_engine_breadcrumbs_irq()   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_ctx_isolation: Check nonpriv values are kept across switch   Chris Wilson
• [Intel-gfx] [PATCH 5/6] drm/i915: Don't use scratch in WA batch.   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Delegate our irq handler to a thread   Chris Wilson
• [Intel-gfx] [PATCH 19/27] drm/i915: Replace hangcheck by heartbeats   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915: FB backing gem obj should reside in LMEM   Chris Wilson
• [Intel-gfx] [PATCH 05/27] drm/i915: Pull i915_vma_pin under the vm->mutex   Chris Wilson
• [Intel-gfx] [CI] drm/i915: Extract GT render sleep (rc6) management   Chris Wilson
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH i-g-t v2] i915/gem_ctx_isolation: Check nonpriv values are kept across switch   Chris Wilson
• [Intel-gfx] [PATCH 07/27] drm/i915: Coordinate i915_active with its own mutex   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/gt: Only unwedge if we can reset first   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/userptr: Never allow userptr into the mappable GGTT   Chris Wilson
• [Intel-gfx] [PATCH 12/21] drm/i915: Mark up address spaces that may need to allocate   Chris Wilson
• [Intel-gfx] [PATCH 01/22] drm/i915: check for kernel_context   Chris Wilson
• [Intel-gfx] [PATCH 02/22] drm/i915: simplify i915_gem_init_early   Chris Wilson
• [Intel-gfx] [PATCH 19/22] drm/i915: error capture with no ggtt slot   Chris Wilson
• [Intel-gfx] [PATCH 21/22] drm/i915: check for missing aperture in GTT pread/pwrite paths   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 04/22] drm/i915/region: support continuous allocations   Chris Wilson
• [Intel-gfx] [PATCH 07/22] drm/i915: support creating LMEM objects   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Provide a mock GPU reset routine   Chris Wilson
• [Intel-gfx] [PATCH 2/2] drm/i915/selftests; Do not try to sanitize mock HW   Chris Wilson
• [Intel-gfx] [PATCH 09/22] drm/i915/lmem: support kernel mapping   Chris Wilson
• [Intel-gfx] [PATCH 10/22] drm/i915/selftests: add write-dword test for LMEM   Chris Wilson
• [Intel-gfx] [PATCH 14/22] drm/i915: treat stolen as a region   Chris Wilson
• [Intel-gfx] [PATCH xf86-video-intel 00/21] Compiler warn elimination   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 03/22] drm/i915: introduce intel_memory_region   Chris Wilson
• [Intel-gfx] [PATCH 09/22] drm/i915/lmem: support kernel mapping   Chris Wilson
• [Intel-gfx] [PATCH 10/22] drm/i915/selftests: add write-dword test for LMEM   Chris Wilson
• [Intel-gfx] [PATCH 12/22] drm/i915: enumerate and init each supported region   Chris Wilson
• [Intel-gfx] [PATCH 17/22] drm/i915: set num_fence_regs to 0 if there is no aperture   Chris Wilson
• [Intel-gfx] [PATCH 18/22] drm/i915/selftests: check for missing aperture   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Provide a mock GPU reset routine   Chris Wilson
• [Intel-gfx] [CI] drm/i915/selftests: Do not try to sanitize mock HW   Chris Wilson
• [Intel-gfx] [PATCH 1/2] drm/i915/selftests: Provide a mock GPU reset routine   Chris Wilson
• [Intel-gfx] [PATCH 1/3] drm/i915: Pass intel_gt to has-reset?   Chris Wilson
• [Intel-gfx] [PATCH 2/3] drm/i915/selftests: Distinguish mock device from no wakeref   Chris Wilson
• [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Provide a mock GPU reset routine   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/userptr: Never allow userptr into the mappable GGTT   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915: Initialise breadcrumb lists on the virtual engine   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/tgl: Magic udelay to relieve the random lockups with multiple engines   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Chris Wilson
• [Intel-gfx] [PATCH i-g-t] i915/gem_mmap_gtt: Reduce RSS for fault-concurrent   Chris Wilson
• [Intel-gfx] [PATCH 10/22] drm/i915/selftests: add write-dword test for LMEM   Chris Wilson
• [Intel-gfx] [PATCH] drm/i915/selftests: Exercise context switching in parallell   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/userptr: Never allow userptr into the mappable GGTT   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Exercise context switching in parallel   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Chris Wilson
• [Intel-gfx] [CI] RFT drm/i915/tgl: Re-enable rps   Chris Wilson
• [Intel-gfx] [PATCH i-g-t v2] i915/gem_mmap_gtt: Reduce RSS for fault-concurrent   Chris Wilson
• [Intel-gfx] [PATCH v2] drm/i915/selftests: Exercise context switching in parallel   Chris Wilson
• [Intel-gfx] [PATCH v3] drm/i915/selftests: Exercise context switching in parallel   Chris Wilson
• [Intel-gfx] [PATCH v3] drm/i915/selftests: Exercise context switching in parallel   Chris Wilson
• [Intel-gfx] [CI] RFT drm/i915/tgl: Re-enable rps   Chris Wilson
• [Intel-gfx] [PATCH v4] drm/i915/selftests: Exercise context switching in parallel   Chris Wilson
• [Intel-gfx] [CI] drm/i915/tgl: Magic interrupt shadow to relieve some random lockups   Chris Wilson
• [Intel-gfx] [PATCH 1/6] drm/i915: Define explicit wedged on init reset state   Michał Winiarski
• [Intel-gfx] [PATCH 2/6] drm/i915/execlists: Use per-process HWSP as scratch   Michał Winiarski
• [Intel-gfx] [PATCH 3/6] drm/i915: Adjust length of MI_LOAD_REGISTER_REG   Michał Winiarski
• [Intel-gfx] [PATCH 4/6] drm/i915: Add definitions for MI_MATH command   Michał Winiarski
• [Intel-gfx] [PATCH 5/6] drm/i915: Don't use scratch in WA batch.   Michał Winiarski
• [Intel-gfx] [PATCH 6/6] drm/i915/execlists: Don't allocate scratch   Michał Winiarski
• [Intel-gfx] [PATCH v2 6/6] drm/i915/execlists: Don't allocate scratch   Michał Winiarski
• [Intel-gfx] [PATCH i-g-t v2] i915/gem_ctx_isolation: Check nonpriv values are kept across switch   Michał Winiarski
• [Intel-gfx] [PATCH v10 0/9] i915 vgpu PV to improve vgpu performance   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 1/9] drm/i915: introduced vgpu pv capability   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 2/9] drm/i915: vgpu shared memory setup for pv optimization   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 3/9] drm/i915: vgpu pv command buffer support   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 4/9] drm/i915: vgpu ppgtt update pv optimization   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 5/9] drm/i915: vgpu context submission pv optimization   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 6/9] drm/i915/gvt: GVTg handle pv_caps PVINFO register   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 7/9] drm/i915/gvt: GVTg handle shared_page setup   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 8/9] drm/i915/gvt: GVTg support ppgtt pv optimization   Xiaolin Zhang
• [Intel-gfx] [PATCH v10 9/9] drm/i915/gvt: GVTg support context submission pv optimization   Xiaolin Zhang
• [Intel-gfx] [PATCH -next] treewide: remove unused argument in lock_release()   Peter Zijlstra
• [Intel-gfx] [PATCH 04/15] drm/dp_mst: Add PBN calculation for DSC modes   mikita.lipski at amd.com
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   srinivasan.s at intel.com
• [Intel-gfx] [PATCH v2] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   srinivasan.s at intel.com
• [Intel-gfx] [PATCH] drm/i915/dp: Fix DP MST error after unplugging TypeC cable   srinivasan.s at intel.com
• [Intel-gfx] 5.3-rc3: Frozen graphics with kcompactd migrating i915 pages   leho at kraav.com
• [Intel-gfx] USB-C   nnet
• [Intel-gfx] USB-C   nnet
• [Intel-gfx] system freeze on i915 system(s) due to commit aa56a292ce623734ddd30f52d73f527d1f3529b5   howaboutsynergy at protonmail.com
• [Intel-gfx] system freeze on i915 system(s) due to commit aa56a292ce623734ddd30f52d73f527d1f3529b5   howaboutsynergy at protonmail.com
• [Intel-gfx] [PATCH] drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   kbuild test robot
• [Intel-gfx] [PATCH v15 06/13] drm/i915/perf: move perf types to their own header   kbuild test robot
• [Intel-gfx] [PATCH] drm/i915: Fix corruption lines on the screen on Gen9 chromebooks   kbuild test robot
• [Intel-gfx] [PATCH v15 06/13] drm/i915/perf: move perf types to their own header   kbuild test robot
• [Intel-gfx] [PATCH v15 10/13] drm/i915/perf: execute OA configuration from command stream   kbuild test robot
• [Intel-gfx] [PATCH v15 10/13] drm/i915/perf: execute OA configuration from command stream   kbuild test robot
• [Intel-gfx] [PATCH 4/6] drm/i915: Force compilation with intel-iommu for CI validation   kbuild test robot
• [Intel-gfx] [PATCH 4/6] drm/i915: Force compilation with intel-iommu for CI validation   kbuild test robot
• [Intel-gfx] [PATCH 1/2] drm/connector: Share with non-atomic drivers the function to get the single encoder   kbuild test robot
• [Intel-gfx] [drm-intel:drm-intel-next-queued 5/7] drivers/gpu/drm/i915/display/intel_color.c:1535 i9xx_read_lut_8() error: potential null dereference 'blob'. (drm_property_create_blob returns null)   kbuild test robot
• [Intel-gfx] [drm-intel:drm-intel-next-queued 6/7] drivers/gpu/drm/i915/display/intel_color.c:1576 ilk_read_lut_10() error: potential null dereference 'blob'. (drm_property_create_blob returns null)   kbuild test robot
• [Intel-gfx] [PATCH] drm/i915: Create dumb buffer from LMEM   kbuild test robot
• [Intel-gfx] [PATCH] drm/i915: Create dumb buffer from LMEM   kbuild test robot
• [Intel-gfx] [PATCH] drm/i915/dp: Fix dsc bpp calculations, v3.   kbuild test robot
• [Intel-gfx] [PATCH 2/6] mdev: introduce device specific ops   kbuild test robot
• [Intel-gfx] [PATCH v4] drm/i915/display/icl: HW state readout for transcoder port sync config   kbuild test robot